
E·XFL

Altera - EPM7256BUC169-10 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Active
Programmable Type	EE PLD
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	2.375V ~ 2.625V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	141
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7256buc169-10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

and More Features	 System-level features MultiVolt[™] I/O interface enabling device core to run at 2.5 V, while I/O mine are compatible with 2.2 V, 2.5 V, and 1.8 V logic
	while I/O pins are compatible with 3.3-V, 2.5-V, and 1.8-V logic levels
	 Programmable power-saving mode for 50% or greater power
	reduction in each macrocell
	 Fast input setup times provided by a dedicated path from I/O
	pin to macrocell registers
	 Support for advanced I/O standards, including SSTL-2 and
	SSTL-3, and GTL+
	 Bus-hold option on I/O pins
	– PCI compatible
	 Bus-friendly architecture including programmable slew-rate control
	 Open-drain output option
	 Programmable security bit for protection of proprietary designs
	 Built-in boundary-scan test circuitry compliant with
	IEEE Std. 1149.1
	 Supports hot-socketing operation
	 Programmable ground pins
	 Advanced architecture features Brogrammable interconnect error (BLA) continuous routing
	 Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance
	 Configurable expander product-term distribution, allowing up
	to 32 product terms per macrocell
	 Programmable macrocell registers with individual clear, preset,
	clock, and clock enable controls
	 Two global clock signals with optional inversion
	 Programmable power-up states for macrocell registers
	 6 to 10 pin- or logic-driven output enable signals
	Advanced package options
	 Pin counts ranging from 44 to 256 in a variety of thin quad flat
	pack (TQFP), plastic quad flat pack (PQFP), ball-grid array
	(BGA), space-saving FineLine BGA [™] , 0.8-mm Ultra
	FineLine BGA, and plastic J-lead chip carrier (PLCC) packages
	 Pin-compatibility with other MAX 7000B devices in the same
	package
	 Advanced software support
	- Software design support and automatic place-and-route
	provided by Altera's MAX+PLUS [®] II development system for
	Windows-based PCs and Sun SPARCstation, and HP 9000
	Series 700/800 workstations

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPMs), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), MasterBlasterTM serial/universal serial bus (USB) communications cable, and ByteBlasterMVTM parallel port download cable, as well as programming hardware from thirdparty manufacturers and any JamTM STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File (.svf)-capable incircuit tester

MAX 7000B devices are high-density, high-performance devices based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000B devices operate with a 2.5-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 3.5 ns, and counter speeds up to 303.0 MHz. See Table 2.

Table 2. MAX 7000B Speed GradesNote (1)								
Device		Speed Grade						
	-3	-4	-5	-7	-10			
EPM7032B	\checkmark		\checkmark	\checkmark				
EPM7064B	~		\checkmark	\checkmark				
EPM7128B		\checkmark		\checkmark	\checkmark			
EPM7256B			\checkmark	\checkmark	\checkmark			
EPM7512B			\checkmark	\checkmark	\checkmark			

Notes:


 Contact Altera Marketing for up-to-date information on available device speed grades.

The MAX 7000B architecture supports 100% TTL emulation and highdensity integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000B devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, 0.8-mm Ultra FineLine BGA, PQFP, TQFP, and TQFP packages. See Table 3.

General

Description





Note:

(1) EPM7032B, EPM7064B, EPM7128B, and EPM7256B devices have six output enables. EPM7512B devices have ten output enables.

Logic Array Blocks

The MAX 7000B device architecture is based on the linking of high-performance LABs. LABs consist of 16 macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- **3**6 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times


Expander Product Terms

Although most logic functions can be implemented with the five product terms available in each macrocell, more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources. However, the MAX 7000B architecture also offers both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay (t_{SEXP}) is incurred when shareable expanders are used. Figure 3 shows how shareable expanders can feed multiple macrocells.





Shareable expanders can be shared by any or all macrocells in an LAB.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000B device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- 1. *Enter ISP*. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase.* Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program*. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- 5. *Verify.* Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. *Exit ISP*. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

The programming times described in Tables 4 through 6 are associated with the worst-case method using the enhanced ISP algorithm.

Table 4. MAX 7000B t _{PUL}	ble 4. MAX 7000B t _{PULSE} & Cycle _{TCK} Values								
Device	Progra	mming	Stand-Alone Verification						
	t _{PPULSE} (s)	Cycle _{PTCK}	t _{VPULSE} (s)	Cycle _{VTCK}					
EMP7032B	2.12	70,000	0.002	18,000					
EMP7064B	2.12	120,000	0.002	35,000					
EMP7128B	2.12	222,000	0.002	69,000					
EMP7256B	2.12	466,000	0.002	151,000					
EMP7512B	2.12	914,000	0.002	300,000					

Tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 5. MAX 7000B In-System Programming Times for Different Test Clock Frequencies									
Device		f _{TCK}							
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EMP7032B	2.13	2.13	2.15	2.19	2.26	2.47	2.82	3.52	S
EMP7064B	2.13	2.14	2.18	2.24	2.36	2.72	3.32	4.52	S
EMP7128B	2.14	2.16	2.23	2.34	2.56	3.23	4.34	6.56	S
EMP7256B	2.17	2.21	2.35	2.58	3.05	4.45	6.78	11.44	S
EMP7512B	2.21	2.30	2.58	3.03	3.95	6.69	11.26	20.40	S

Table 1. MAX 7000B Stand-Alone Verification Times for Different Test Clock Frequencies									
Device		f _{тск}							
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EMP7032B	0.00	0.01	0.01	0.02	0.04	0.09	0.18	0.36	S
EMP7064B	0.01	0.01	0.02	0.04	0.07	0.18	0.35	0.70	s
EMP7128B	0.01	0.02	0.04	0.07	0.14	0.35	0.69	1.38	s
EMP7256B	0.02	0.03	0.08	0.15	0.30	0.76	1.51	3.02	S
EMP7512B	0.03	0.06	0.15	0.30	0.60	1.50	3.00	6.00	S

٦

Г

Programming with External Hardware	MAX 7000B devices can be programmed on Windows-based PCs with an Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs continuity checking to ensure adequate electrical contact between the adapter and the device.
	For more information, see the <i>Altera Programming Hardware Data Sheet</i> .
	The Altera software can use text- or waveform-format test vectors created with the Altera Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional device behavior with the results of simulation.
	Data I/O, BP Microsystems, and other programming hardware manufacturers provide programming support for Altera devices. For more information, see <i>Programming Hardware Manufacturers</i> .
IEEE Std. 1149.1 (JTAG) Boundary-Scan Support	MAX 7000B devices include the JTAG boundary-scan test circuitry defined by IEEE Std. 1149.1. Table 6 describes the JTAG instructions supported by MAX 7000B devices. The pin-out tables starting on page 59 of this data sheet show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 6. MAX 7000B	JTAG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the boundary-scan test data to pass synchronously through a selected device to adjacent devices during normal operation.
CLAMP	Allows the values in the boundary-scan register to determine pin states while placing the 1-bit bypass register between the TDI and TDO pins.
IDCODE	Selects the IDCODE register and places it between the TDI and TDO pins, allowing the IDCODE to be serially shifted out of TDO.
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO.
ISP Instructions	These instructions are used when programming MAX 7000B devices via the JTAG ports with the MasterBlaster or ByteBlasterMV download cable, or using a Jam File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File (.svf) via an embedded processor or test equipment.

MAX 7000B devices contain two I/O banks. Both banks support all standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Within a bank, any one of the terminated standards can be supported.

Figure 9 shows the arrangement of the MAX 7000B I/O banks.

Programmable I/O Banks

Figure 9. MAX 7000B I/O Banks for Various Advanced I/O Standards

Table 11 shows which macrocells have pins in each I/O bank.

Table 11. Macrocell Pins Contained in Each I/O Bank							
Device	Bank 2						
EPM7032B	1-16	17-32					
EPM7064B	1-32	33-64					
EPM7128B	1-64	65-128					
EPM7256B	1-128, 177-181	129-176, 182-256					
EPM7512B	1-265	266-512					

Each MAX 7000B device has two VREF pins. Each can be set to a separate V_{REF} level. Any I/O pin that uses one of the voltage-referenced standards (GTL+, SSTL-2, or SSTL-3) may use either of the two VREF pins. If these pins are not required as VREF pins, they may be individually programmed to function as user I/O pins.

Programmable Pull-Up Resistor

Each MAX 7000B device I/O pin provides an optional programmable pull-up resistor during user mode. When this feature is enabled for an I/O pin, the pull-up resistor (typically 50 k³/₄) weakly holds the output to V_{CCIO} level.

Bus Hold


Each MAX 7000B device I/O pin provides an optional bus-hold feature. When this feature is enabled for an I/O pin, the bus-hold circuitry weakly holds the signal at its last driven state. By holding the last driven state of the pin until the next input signals is present, the bus-hold feature can eliminate the need to add external pull-up or pull-down resistors to hold a signal level when the bus is tri-stated. The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. This feature can be selected individually for each I/O pin. The bus-hold output will drive no higher than V_{CCIO} to prevent overdriving signals. The propagation delays through the input and output buffers in MAX 7000B devices are not affected by whether the bus-hold feature is enabled or disabled.

The bus-hold circuitry weakly pulls the signal level to the last driven state through a resistor with a nominal resistance (R_{BH}) of approximately 8.5 k³/₄. Table 12 gives specific sustaining current that will be driven through this resistor and overdrive current that will identify the next driven input level. This information is provided for each VCCIO voltage level.

Table 12. Bus Hold Parameters								
Parameter	Conditions	VCCIO Level						Units
		1.8	1.8 V 2.5 V 3.3 V		2.5 V 3.3 V			
		Min	Max	Min	Max	Min	Max	
Low sustaining current	$V_{IN} > V_{IL} (max)$	30		50		70		μΑ
High sustaining current	V _{IN} < V _{IH} (min)	-30		-50		-70		μA
Low overdrive current	$0 V < V_{IN} < V_{CCIO}$		200		300		500	μΑ
High overdrive current	$0 V < V_{IN} < V_{CCIO}$		-295		-435		-680	μA

The bus-hold circuitry is active only during user operation. At power-up, the bus-hold circuit initializes its initial hold value as V_{CC} approaches the recommended operation conditions. When transitioning from ISP to User Mode with bus hold enabled, the bus-hold circuit captures the value present on the pin at the end of programming.

Figure 11. MAX 7000B AC Test Conditions



Operating Conditions

Tables 14 through 17 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000B devices.

Table 1	Table 14. MAX 7000B Device Absolute Maximum Ratings Note (1)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage		-0.5	3.6	V				
V _{CCIO}	Supply voltage		-0.5	3.6	V				
VI	DC input voltage	(2)	-2.0	4.6	V				
I _{OUT}	DC output current, per pin		-33	50	mA				
T _{STG}	Storage temperature	No bias	-65	150	°C				
T _A	Ambient temperature	Under bias	-65	135	°C				
TJ	Junction temperature	Under bias	-65	135	°C				

0hl	De vie vie et e vi	0	B.4.1	Maria	11
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(10)	2.375	2.625	V
V _{CCIO}	Supply voltage for output drivers, 3.3-V operation		3.0	3.6	V
	Supply voltage for output drivers, 2.5-V operation		2.375	2.625	V
	Supply voltage for output drivers, 1.8-V operation		1.71	1.89 2.625	V
V _{CCISP}	Supply voltage during in-system programming		2.375	2.625	V
VI	Input voltage	(3)	-0.5	3.9	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use (11)	-40	85	°C
TJ	Junction temperature	For commercial use	0	90	°C
		For industrial use (11)	-40	105	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IH}	High-level input voltage for 3.3-V TTL/CMOS		2.0	3.9	V
	High-level input voltage for 2.5-V TTL/CMOS		1.7	3.9	V
	High-level input voltage for 1.8-V TTL/CMOS		$0.65 \times V_{CCIO}$	3.9	V
V _{IL}	Low-level input voltage for 3.3-V TTL/CMOS and PCI compliance		-0.5	0.8	V
	Low-level input voltage for 2.5-V TTL/CMOS		-0.5	0.7	V
	Low-level input voltage for 1.8-V TTL/CMOS		-0.5	$0.35 \times V_{CCIO}$	
V _{OH}	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (5)$	2.4		V
	3.3-V high-level CMOS output voltage	I_{OH} = -0.1 mA DC, V_{CCIO} = 3.00 V (5)	V _{CCIO} - 0.2		V
	2.5-V high-level output voltage	I_{OH} = -100 µA DC, V_{CCIO} = 2.30 V (5)	2.1		V
		$I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V} (5)$	2.0		V
		$I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V} (5)$	1.7		V
	1.8-V high-level output voltage	$I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 1.65 \text{ V} (5)$	1.2		V
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 8 mA DC, V _{CCIO} = 3.00 V (6)		0.4	V
	3.3-V low-level CMOS output voltage	I_{OL} = 0.1 mA DC, V_{CCIO} = 3.00 V (6)		0.2	V
	2.5-V low-level output voltage	I_{OL} = 100 μ A DC, V_{CCIO} = 2.30 V (6)		0.2	V
		I_{OL} = 1 mA DC, V_{CCIO} = 2.30 V (6)		0.4	V
		I_{OL} = 2 mA DC, V_{CCIO} = 2.30 V (6)		0.7	V
	1.8-V low-level output voltage	I_{OL} = 2 mA DC, V_{CCIO} = 1.7 V (6)		0.4	V
1	Input leakage current	$V_{I} = -0.5$ to 3.9 V (7)	-10	10	μA
loz	Tri-state output off-state current	$V_{I} = -0.5$ to 3.9 V (7)	-10	10	μA
R _{ISP}	Value of I/O pin pull-up resistor during in-system programming or during power up	V _{CCIO} = 1.7 to 3.6 V (8)	20	74	k¾

Table 17. MAX 7000B Device Capacitance Note (9)							
Symbol	Parameter	Conditions	Min	Max	Unit		
C _{IN}	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF		
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF		

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 4.6 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) All pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (4) These values are specified under the Recommended Operating Conditions in Table 15 on page 29.
- (5) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (6) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low-level TTL or CMOS output current.
- (7) This value is specified for normal device operation. During power-up, the maximum leakage current is ±300 μA.
- (8) This pull-up exists while devices are being programmed in-system and in unprogrammed devices during power-up. The pull-up resistor is from the pins to V_{CCIO}.
- (9) Capacitance is measured at 25° C and is sample-tested only. Two of the dedicated input pins (OE1 and GCLRN) have a maximum capacitance of 15 pF.
- (10) The POR time for all 7000B devices does not exceed 100 μs. The sufficient V_{CCINT} voltage level for POR is 2.375 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (11) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.

Symbol	Parameter	Conditions	Speed Grade						
			-	-3		-5		-7	
			Min	Max	Min	Max	Min	Max	-
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		3.5		5.0		7.5	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF (2)		3.5		5.0		7.5	ns
t _{SU}	Global clock setup time	(2)	2.1		3.0		4.5		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		1.0		1.0		1.5		ns
t _{FH}	Global clock hold time of fast input		1.0		1.0		1.0		ns
t _{FZHSU}	Global clock setup time of fast input with zero hold time		2.0		2.5		3.0		ns
t _{FZHH}	Global clock hold time of fast input with zero hold time		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	2.4	1.0	3.4	1.0	5.0	ns
t _{CH}	Global clock high time		1.5		2.0		3.0		ns
t _{CL}	Global clock low time		1.5		2.0		3.0		ns
t _{ASU}	Array clock setup time	(2)	0.9		1.3		1.9		ns
t _{AH}	Array clock hold time	(2)	0.2		0.3		0.6		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	3.6	1.0	5.1	1.0	7.6	ns
t _{ACH}	Array clock high time		1.5		2.0		3.0		ns
t _{ACL}	Array clock low time		1.5		2.0		3.0		ns
t _{CPPW}	Minimum pulse width for clear and preset		1.5		2.0		3.0		ns
t _{CNT}	Minimum global clock period	(2)		3.3		4.7		7.0	ns
f _{CNT}	Maximum internal global clock frequency	(2), (3)	303.0		212.8		142.9		MHz
t _{acnt}	Minimum array clock period	(2)		3.3		4.7		7.0	ns
facnt	Maximum internal array clock frequency	(2), (3)	303.0		212.8		142.9		MHz

Symbol	Parameter	Conditions	Speed Grade						Unit
			-3		-5		-7		1
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.3		0.5		0.7	ns
t _{IO}	I/O input pad and buffer delay			0.3		0.5		0.7	ns
t _{FIN}	Fast input delay			0.9		1.3		2.0	ns
t _{FIND}	Programmable delay adder for fast input			1.0		1.5		1.5	ns
t _{SEXP}	Shared expander delay			1.5		2.1		3.2	ns
t _{PEXP}	Parallel expander delay			0.4		0.6		0.9	ns
t _{LAD}	Logic array delay			1.4		2.0		3.1	ns
t _{LAC}	Logic control array delay			1.2		1.7		2.6	ns
t _{IOE}	Internal output enable delay			0.1		0.2		0.3	ns
t _{OD1}	Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		0.9		1.2		1.8	ns
t _{OD3}	Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.9		6.2		6.8	ns
t _{ZX1}	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		1.6		2.2		3.4	ns
t _{ZX3}	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		6.6		7.2		8.4	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		1.6		2.2		3.4	ns
t _{SU}	Register setup time		0.7		1.1		1.6		ns
t _H	Register hold time		0.4		0.5		0.9		ns
t _{FSU}	Register setup time of fast input		0.8		0.8		1.1		ns
t _{FH}	Register hold time of fast input		1.2		1.2		1.4		ns
t _{RD}	Register delay			0.5		0.6		0.9	ns
t _{COMB}	Combinatorial delay			0.2		0.3		0.5	ns
t _{IC}	Array clock delay			1.2		1.8		2.8	ns
t _{EN}	Register enable time			1.2		1.7		2.6	ns
t _{GLOB}	Global control delay			0.7		1.1		1.6	ns
t _{PRE}	Register preset time			1.0		1.3		1.9	ns
t _{CLR}	Register clear time			1.0		1.3		1.9	ns
t _{PIA}	PIA delay	(2)		0.7		1.0		1.4	ns
t _{LPA}	Low-power adder	(4)		1.5		2.1		3.2	ns

I/O Standard	Parameter	Speed Grade						
		-3		-5		-7		
		Min	Max	Min	Max	Min	Max	
PCI	Input to PIA		0.0		0.0		0.0	ns
	Input to global clock and clear		0.0		0.0		0.0	ns
	Input to fast input register		0.0		0.0		0.0	ns
	All outputs		0.0		0.0		0.0	ns

Notes to tables:

(1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29. See Figure 14 for more information on switching waveforms.

(2) These values are specified for a PIA fan-out of all LABs.

(3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(4) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{CPPW} , t_{EN} , and t_{SEXP} parameters for macrocells running in low-power mode.

Symbol	Parameter	Conditions	Speed Grade						Unit
			-5		-7		-10		1
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.4		0.6		0.8	ns
t _{IO}	I/O input pad and buffer delay			0.4		0.6		0.8	ns
t _{FIN}	Fast input delay			1.5		2.5		3.1	ns
t _{FIND}	Programmable delay adder for fast input			1.5		1.5		1.5	ns
t _{SEXP}	Shared expander delay			1.5		2.3		3.0	ns
t _{PEXP}	Parallel expander delay			0.4		0.6		0.8	ns
t _{LAD}	Logic array delay			1.7		2.5		3.3	ns
t _{LAC}	Logic control array delay			1.5		2.2		2.9	ns
t _{IOE}	Internal output enable delay			0.1		0.2		0.3	ns
t _{OD1}	Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		0.9		1.4		1.9	ns
t _{OD3}	Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.9		6.4		6.9	ns
t _{ZX1}	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		2.2		3.3		4.5	ns
t _{ZX3}	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		7.2		8.3		9.5	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		2.2		3.3		4.5	ns
t _{SU}	Register setup time		1.2		1.8		2.5		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{FSU}	Register setup time of fast input		0.8		1.1		1.1		ns
t _{FH}	Register hold time of fast input		1.2		1.4		1.4		ns
t _{RD}	Register delay		1	0.7		1.0		1.3	ns
t _{COMB}	Combinatorial delay		1	0.3		0.4		0.5	ns
t _{IC}	Array clock delay		1	1.5		2.3		3.0	ns
t _{EN}	Register enable time		1	1.5		2.2		2.9	ns
t _{GLOB}	Global control delay		1	1.3		2.1		2.7	ns
t _{PRE}	Register preset time			1.0		1.6		2.1	ns
t _{CLR}	Register clear time		1	1.0		1.6		2.1	ns
t _{PIA}	PIA delay	(2)	1	1.7		2.6		3.3	ns
t _{LPA}	Low-power adder	(4)		2.0		3.0		4.0	ns

Table 32. EPM7512B Selectable I/O Standard Timing Adder Delays (Part 2 of 2) Note (1)								
I/O Standard	Parameter	Speed Grade				Unit		
		-5		-5 -7		-10		
		Min	Max	Min	Max	Min	Max	
PCI	Input to PIA		0.0		0.0		0.0	ns
	Input to global clock and clear		0.0		0.0		0.0	ns
	Input to fast input register		0.0		0.0		0.0	ns
	All outputs		0.0		0.0		0.0	ns

Notes to tables:

(1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29. See Figure 14 for more information on switching waveforms.

(2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.12 ns to the PIA timing value.

(3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(4) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{CPPW} , t_{EN} , and t_{SEXP} parameters for macrocells running in low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} , in MHz) for MAX 7000B devices is calculated with the following equation:

 $P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I_{CCINT} value depends on the switching frequency and the application logic. The I_{CCINT} value is calculated with the following equation:

 $I_{CCINT} =$

 $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$

The parameters in this equation are:

MC _{TON}	=	Number of macrocells with the Turbo Bit TM option turned
		on, as reported in the MAX+PLUS II Report File (.rpt)
MC _{DEV}	=	Number of macrocells in the device
MC _{USED}	=	Total number of macrocells in the design, as reported in
		the Report File
f _{MAX}	=	Highest clock frequency to the device
tog _{LC}	=	Average percentage of logic cells toggling at each clock
- 20		(typically 12.5%)
А, В, С	=	Constants, shown in Table 33

Table 33. MAX 7000B I _{CC} Equation Constants						
Device	Α	В	C			
EPM7032B	0.91	0.54	0.010			
EPM7064B	0.91	0.54	0.012			
EPM7128B	0.91	0.54	0.016			
EPM7256B	0.91	0.54	0.017			
EPM7512B	0.91	0.54	0.019			

This calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Version 3.3

The following changes were made to the *MAX 7000B Programmable Logic Device Family Data Sheet* version 3.3:

- Updated Table 3.
- Added Tables 4 through 6.

Version 3.2

The following changes were made to the *MAX* 7000B Programmable Logic Device Family Data Sheet version 3.2:

 Updated Note (10) and added ambient temperature (T_A) information to Table 15.

Version 3.1

The following changes were made to the *MAX* 7000B Programmable Logic Device Family Data Sheet version 3.1:

- Updated V_{IH} and V_{IL} specifications in Table 16.
- Updated leakage current conditions in Table 16.

Version 3.0

The following changes were made to the *MAX* 7000B Programmable Logic Device Family Data Sheet version 3.0:

- Updated timing numbers in Table 1.
- Updated Table 16.
- Updated timing in Tables 18, 19, 21, 22, 24, 25, 27, 28, 30, and 31.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right responsibility or liability arising out of the application or use of any information, product, or

Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



1.5. 1.1 1.50 0001

Altera Corporation

66