

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|--|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 7.5 ns |
| Voltage Supply - Internal | 2.375V ~ 2.625V |
| Number of Logic Elements/Blocks | 32 |
| Number of Macrocells | 512 |
| Number of Gates | 10000 |
| Number of I/O | 212 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm7512bfc256-7 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

...and More Features

- System-level features
 - MultiVolt™ I/O interface enabling device core to run at 2.5 V, while I/O pins are compatible with 3.3-V, 2.5-V, and 1.8-V logic levels
 - Programmable power-saving mode for 50% or greater power reduction in each macrocell
 - Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
 - Support for advanced I/O standards, including SSTL-2 and SSTL-3, and GTL+
 - Bus-hold option on I/O pins
 - PCI compatible
 - Bus-friendly architecture including programmable slew-rate control
 - Open-drain output option
 - Programmable security bit for protection of proprietary designs
 - Built-in boundary-scan test circuitry compliant with IEEE Std. 1149.1
 - Supports hot-socketing operation
 - Programmable ground pins
- Advanced architecture features
 - Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance
 - Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
 - Programmable macrocell registers with individual clear, preset, clock, and clock enable controls
 - Two global clock signals with optional inversion
 - Programmable power-up states for macrocell registers
 - 6 to 10 pin- or logic-driven output enable signals
- Advanced package options
 - Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), space-saving FineLine BGA™, 0.8-mm Ultra FineLine BGA, and plastic J-lead chip carrier (PLCC) packages
 - Pin-compatibility with other MAX 7000B devices in the same package
- Advanced software support
 - Software design support and automatic place-and-route provided by Altera's MAX+PLUS® II development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

| Table 3. MAX | 7000B | Maximu | m User i | 1/0 Pins | Note (| (1) | | | | | |
|--------------|----------------|----------------|-----------------------|--|---------------------|--------------------------------|---------------------|---|---------------------|--------------------|--------------------------------|
| Device | 44-Pin PLCC | 44-Pin TQFP | 48-Pin TQFP (2) | 49-Pin 0.8-mm Ultra FineLine BGA (3) | 100- Pin TQFP | 100-Pin FineLine BGA (4) | 144- Pin TQFP | 169-Pin 0.8-mm Ultra FineLine BGA (3) | 208- Pin PQFP | 256- Pin BGA | 256-Pin FineLine BGA (4) |
| EPM7032B | 36 | 36 | 36 | 36 | | | | | | | |
| EPM7064B | 36 | 36 | 40 | 41 | 68 | 68 | | | | | |
| EPM7128B | | | | 41 | 84 | 84 | 100 | 100 | | | 100 |
| EPM7256B | | | | | 84 | | 120 | 141 | 164 | | 164 |
| EPM7512B | | | | | | | 120 | 141 | 176 | 212 | 212 |

Notes:

- When the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or boundary-scan testing, four I/O pins become JTAG pins.
- (2) Contact Altera for up-to-date information on available device package options.
- (3) All 0.8-mm Ultra FineLine BGA packages are footprint-compatible via the SameFrameTM pin-out feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 14 for more details.
- (4) All FineLine BGA packages are footprint-compatible via the SameFrame pin-out feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 14 for more details.

MAX 7000B devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000B architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

MAX 7000B devices contain 32 to 512 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high-speed parallel expander product terms to provide up to 32 product terms per macrocell.


Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The Altera Compiler can automatically allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8, and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

Figure 5. MAX 7000B PIA Routing



While the routing delays of channel-based routing schemes in masked or field-programmable gate arrays (FPGAs) are cumulative, variable, and path-dependent, the MAX 7000B PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or $V_{CC}.$ Figure 6 shows the I/O control block for MAX 7000B devices. The I/O control block has six or ten global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

In-System Programmability (ISP)

MAX 7000B devices can be programmed in-system via an industry-standard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient iterations during design development and debugging cycles. The MAX 7000B architecture internally generates the high programming voltages required to program EEPROM cells, allowing in-system programming with only a single 2.5-V power supply. During in-system programming, the I/O pins are tri-stated and weakly pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k³4.

MAX 7000B devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that provides safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a PCB with standard pick-and-place equipment before they are programmed. MAX 7000B devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera MasterBlaster communications cable, and the ByteBlasterMV parallel port download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 7000B devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. A constant algorithm uses a pre-defined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. Some in-circuit testers cannot program using an adaptive algorithm. Therefore, a constant algorithm must be used. MAX 7000B devices can be programmed with either an adaptive or constant (non-adaptive) algorithm.

The Jam Standard Test and Programming Language (STAPL), JEDEC standard JESD-71, can be used to program MAX 7000B devices with in-circuit testers, PCs, or embedded processors.



For more information on using the Jam language, see *Application Note 88* (*Using the Jam Language for ISP & ICR via an Embedded Processor*) and *Application Note 122* (*Using STAPL for ISP & ICR via an Embedded Processor*).

The ISP circuitry in MAX 7000B devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000B device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- Check ID. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program.* Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

Programmable Pull-Up Resistor

Each MAX 7000B device I/O pin provides an optional programmable pull-up resistor during user mode. When this feature is enabled for an I/O pin, the pull-up resistor (typically 50 k¾) weakly holds the output to $V_{\rm CCIO}$ level.

Bus Hold

Each MAX 7000B device I/O pin provides an optional bus-hold feature. When this feature is enabled for an I/O pin, the bus-hold circuitry weakly holds the signal at its last driven state. By holding the last driven state of the pin until the next input signals is present, the bus-hold feature can eliminate the need to add external pull-up or pull-down resistors to hold a signal level when the bus is tri-stated. The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. This feature can be selected individually for each I/O pin. The bus-hold output will drive no higher than $V_{\rm CCIO}$ to prevent overdriving signals. The propagation delays through the input and output buffers in MAX 7000B devices are not affected by whether the bus-hold feature is enabled or disabled.

The bus-hold circuitry weakly pulls the signal level to the last driven state through a resistor with a nominal resistance (R_{BH}) of approximately 8.5 k¾. Table 12 gives specific sustaining current that will be driven through this resistor and overdrive current that will identify the next driven input level. This information is provided for each VCCIO voltage level.

| Table 12. Bus Hold Par | ameters | | | | | | | |
|-------------------------|---|-----|------|-------|-------|-----|------|-------|
| Parameter | Conditions | | | VCCIO | Level | | | Units |
| | | 1. | 8 V | 2. | 5 V | 3.3 | 3 V | |
| | | Min | Max | Min | Max | Min | Max | |
| Low sustaining current | $V_{IN} > V_{IL} (max)$ | 30 | | 50 | | 70 | | μΑ |
| High sustaining current | V _{IN} < V _{IH} (min) | -30 | | -50 | | -70 | | μΑ |
| Low overdrive current | 0 V < V _{IN} < V _{CCIO} | | 200 | | 300 | | 500 | μΑ |
| High overdrive current | $0 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{CCIO}}$ | | -295 | | -435 | | -680 | μΑ |

The bus-hold circuitry is active only during user operation. At power-up, the bus-hold circuit initializes its initial hold value as V_{CC} approaches the recommended operation conditions. When transitioning from ISP to User Mode with bus hold enabled, the bus-hold circuit captures the value present on the pin at the end of programming.

Power Sequencing & Hot-Socketing

Because MAX 7000B devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.

Signals can be driven into MAX 7000B devices before and during power-up (and power-down) without damaging the device. Additionally, MAX 7000B devices do not drive out during power-up. Once operating conditions are reached, MAX 7000B devices operate as specified by the user.

MAX 7000B device I/O pins will not source or sink more than 300 μ A of DC current during power-up. All pins can be driven up to 4.1 V during hot-socketing.

Design Security

All MAX 7000B devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security, because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.


Generic Testing

MAX 7000B devices are fully functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 11. Test patterns can be used and then erased during early stages of the production flow.

Timing Model

MAX 7000B device timing can be analyzed with the Altera software, with a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 13. MAX 7000B devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The Altera software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

Figure 13. MAX 7000B Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 14 shows the timing relationship between internal and external delay parameters.



See Application Note 94 (Understanding MAX 7000 Timing) for more information.

| Table 19. | EPM7032B Internal Timing I | Parameters | Notes | (1) | | | | | |
|-------------------|--|------------|-------|-----|-------|-------|-----|-------------|------|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
| | | | -3 | .5 | -5 | i.0 | -7 | 7. 5 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.5 | | 0.7 | ns |
| t_{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.5 | | 0.7 | ns |
| t _{FIN} | Fast input delay | | | 0.9 | | 1.3 | | 2.0 | ns |
| t _{FIND} | Programmable delay adder for fast input | | | 1.0 | | 1.5 | | 1.5 | ns |
| t _{SEXP} | Shared expander delay | | | 1.5 | | 2.1 | | 3.2 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.4 | | 0.6 | | 0.9 | ns |
| t_{LAD} | Logic array delay | | | 1.4 | | 2.0 | | 3.1 | ns |
| t _{LAC} | Logic control array delay | | | 1.2 | | 1.7 | | 2.6 | ns |
| t _{IOE} | Internal output enable delay | | | 0.1 | | 0.2 | | 0.3 | ns |
| t _{OD1} | Output buffer and pad delay slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.9 | | 1.2 | | 1.8 | ns |
| t _{OD3} | Output buffer and pad delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.9 | | 6.2 | | 6.8 | ns |
| t _{ZX1} | Output buffer enable delay slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 1.6 | | 2.2 | | 3.4 | ns |
| t _{ZX3} | Output buffer enable delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 6.6 | | 7.2 | | 8.4 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 1.6 | | 2.2 | | 3.4 | ns |
| t_{SU} | Register setup time | | 0.7 | | 1.1 | | 1.6 | | ns |
| t_H | Register hold time | | 0.4 | | 0.5 | | 0.9 | | ns |
| t _{FSU} | Register setup time of fast input | | 0.8 | | 0.8 | | 1.1 | | ns |
| t _{FH} | Register hold time of fast input | | 1.2 | | 1.2 | | 1.4 | | ns |
| t_{RD} | Register delay | | | 0.5 | | 0.6 | | 0.9 | ns |
| t _{COMB} | Combinatorial delay | | | 0.2 | | 0.3 | | 0.5 | ns |
| t _{IC} | Array clock delay | | | 1.2 | | 1.8 | | 2.8 | ns |
| t _{EN} | Register enable time | | | 1.2 | | 1.7 | | 2.6 | ns |
| t _{GLOB} | Global control delay | | | 0.7 | | 1.1 | | 1.6 | ns |
| t _{PRE} | Register preset time | | | 1.0 | | 1.3 | | 1.9 | ns |
| t _{CLR} | Register clear time | | | 1.0 | | 1.3 | | 1.9 | ns |
| t _{PIA} | PIA delay | (2) | | 0.7 | | 1.0 | | 1.4 | ns |
| t_{LPA} | Low-power adder | (4) | | 1.5 | | 2.1 | | 3.2 | ns |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|--------------------|---|----------------|-------|-----|-------|-------|-------|-----|------|
| | | | | 3 | - | 5 | - | 7 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 3.5 | | 5.0 | | 7.5 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF (2) | | 3.5 | | 5.0 | | 7.5 | ns |
| t _{SU} | Global clock setup time | (2) | 2.1 | | 3.0 | | 4.5 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 1.0 | | 1.0 | | 1.5 | | ns |
| t _{FH} | Global clock hold time of fast input | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{FZHSU} | Global clock setup time of fast input with zero hold time | | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{FZHH} | Global clock hold time of fast input with zero hold time | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 2.4 | 1.0 | 3.4 | 1.0 | 5.0 | ns |
| t _{CH} | Global clock high time | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{CL} | Global clock low time | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 0.9 | | 1.3 | | 1.9 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.2 | | 0.3 | | 0.6 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 3.6 | 1.0 | 5.1 | 1.0 | 7.6 | ns |
| t _{ACH} | Array clock high time | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{ACL} | Array clock low time | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 3.3 | | 4.7 | | 7.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (3) | 303.0 | | 212.8 | | 142.9 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 3.3 | | 4.7 | | 7.0 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (3) | 303.0 | | 212.8 | | 142.9 | | MHz |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|-------------------|--|------------|-----|-----|-------|-------|-----|-----|------|
| | | | - | 3 | - | 5 | - | 7 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.5 | | 0.7 | ns |
| t_{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.5 | | 0.7 | ns |
| t _{FIN} | Fast input delay | | | 0.9 | | 1.3 | | 2.0 | ns |
| t _{FIND} | Programmable delay adder for fast input | | | 1.0 | | 1.5 | | 1.5 | ns |
| t _{SEXP} | Shared expander delay | | | 1.5 | | 2.1 | | 3.2 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.4 | | 0.6 | | 0.9 | ns |
| t_{LAD} | Logic array delay | | | 1.4 | | 2.0 | | 3.1 | ns |
| t_{LAC} | Logic control array delay | | | 1.2 | | 1.7 | | 2.6 | ns |
| t _{IOE} | Internal output enable delay | | | 0.1 | | 0.2 | | 0.3 | ns |
| t _{OD1} | Output buffer and pad delay slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.9 | | 1.2 | | 1.8 | ns |
| t _{OD3} | Output buffer and pad delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.9 | | 6.2 | | 6.8 | ns |
| t _{ZX1} | Output buffer enable delay slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 1.6 | | 2.2 | | 3.4 | ns |
| t _{ZX3} | Output buffer enable delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 6.6 | | 7.2 | | 8.4 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 1.6 | | 2.2 | | 3.4 | ns |
| t_{SU} | Register setup time | | 0.7 | | 1.1 | | 1.6 | | ns |
| t_H | Register hold time | | 0.4 | | 0.5 | | 0.9 | | ns |
| t _{FSU} | Register setup time of fast input | | 0.8 | | 0.8 | | 1.1 | | ns |
| t_{FH} | Register hold time of fast input | | 1.2 | | 1.2 | | 1.4 | | ns |
| t_{RD} | Register delay | | | 0.5 | | 0.6 | | 0.9 | ns |
| t _{COMB} | Combinatorial delay | | | 0.2 | | 0.3 | | 0.5 | ns |
| t _{IC} | Array clock delay | | İ | 1.2 | | 1.8 | | 2.8 | ns |
| t_{EN} | Register enable time | | İ | 1.2 | | 1.7 | | 2.6 | ns |
| t_{GLOB} | Global control delay | | İ | 0.7 | | 1.1 | | 1.6 | ns |
| t_{PRE} | Register preset time | | | 1.0 | | 1.3 | | 1.9 | ns |
| t _{CLR} | Register clear time | | | 1.0 | | 1.3 | | 1.9 | ns |
| t_{PIA} | PIA delay | (2) | | 0.7 | | 1.0 | | 1.4 | ns |
| t_{LPA} | Low-power adder | (4) | | 1.5 | | 2.1 | | 3.2 | ns |

| Table 26. EPM7128B Selectable I/O Standard Timing Adder Delays (Part 1 of 2) Note (1) | | | | | | | | | |
|---|---------------------------------|-----|------|-------|-------|-----|------|------|--|
| I/O Standard | Parameter | | | Speed | Grade | | | Unit | |
| | | -4 | | - | 7 | | 10 | | |
| | | Min | Max | Min | Max | Min | Max | | |
| 3.3 V TTL/CMOS | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns | |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns | |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns | |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns | |
| 2.5 V TTL/CMOS | Input to PIA | | 0.3 | | 0.6 | | 0.8 | ns | |
| | Input to global clock and clear | | 0.3 | | 0.6 | | 0.8 | ns | |
| | Input to fast input register | | 0.2 | | 0.4 | | 0.5 | ns | |
| | All outputs | | 0.2 | | 0.4 | | 0.5 | ns | |
| 1.8 V TTL/CMOS | Input to PIA | | 0.5 | | 0.9 | | 1.3 | ns | |
| | Input to global clock and clear | | 0.5 | | 0.9 | | 1.3 | ns | |
| | Input to fast input register | | 0.4 | | 0.8 | | 1.0 | ns | |
| | All outputs | | 1.2 | | 2.3 | | 3.0 | ns | |
| SSTL-2 Class I | Input to PIA | | 1.4 | | 2.6 | | 3.5 | ns | |
| | Input to global clock and clear | | 1.2 | | 2.3 | | 3.0 | ns | |
| | Input to fast input register | | 1.0 | | 1.9 | | 2.5 | ns | |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns | |
| SSTL-2 Class II | Input to PIA | | 1.4 | | 2.6 | | 3.5 | ns | |
| | Input to global clock and clear | | 1.2 | | 2.3 | | 3.0 | ns | |
| | Input to fast input register | | 1.0 | | 1.9 | | 2.5 | ns | |
| | All outputs | | -0.1 | | -0.2 | | -0.3 | ns | |
| SSTL-3 Class I | Input to PIA | | 1.3 | | 2.4 | | 3.3 | ns | |
| | Input to global clock and clear | | 1.0 | | 1.9 | | 2.5 | ns | |
| | Input to fast input register | | 0.9 | | 1.7 | | 2.3 | ns | |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns | |
| SSTL-3 Class II | Input to PIA | | 1.3 | | 2.4 | | 3.3 | ns | |
| | Input to global clock and clear | | 1.0 | | 1.9 | | 2.5 | ns | |
| | Input to fast input register | | 0.9 | | 1.7 | | 2.3 | ns | |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns | |
| GTL+ | Input to PIA | | 1.7 | | 3.2 | | 4.3 | ns | |
| | Input to global clock and clear | | 1.7 | | 3.2 | | 4.3 | ns | |
| | Input to fast input register | | 1.6 | | 3.0 | | 4.0 | ns | |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns | |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|--------------------|---|----------------|-------|-----|-------|-------|------|------|------|
| - | | | - | 5 | - | 7 | - | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 5.0 | | 7.5 | | 10.0 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF (2) | | 5.0 | | 7.5 | | 10.0 | ns |
| t _{SU} | Global clock setup time | (2) | 3.3 | | 4.8 | | 6.6 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 1.0 | | 1.5 | | 1.5 | | ns |
| t _{FH} | Global clock hold time for fast input | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{FZHSU} | Global clock setup time of fast input with zero hold time | | 2.5 | | 3.0 | | 3.0 | | ns |
| t _{FZHH} | Global clock hold time of fast input with zero hold time | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.3 | 1.0 | 5.1 | 1.0 | 6.7 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 1.4 | | 2.0 | | 2.8 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.4 | | 0.8 | | 1.0 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 5.2 | 1.0 | 7.9 | 1.0 | 10.5 | ns |
| t _{ACH} | Array clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 5.3 | | 7.9 | | 10.6 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (3) | 188.7 | | 126.6 | | 94.3 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 5.3 | | 7.9 | | 10.6 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (3) | 188.7 | | 126.6 | | 94.3 | | MHz |

| I/O Standard | Parameter | | | Speed | Grade | | | Unit |
|-----------------|---------------------------------|-----|------|-------|-------|-----|------|------|
| | | - | 5 | - | 7 | | 10 | |
| | | Min | Max | Min | Max | Min | Max | |
| 3.3 V TTL/CMOS | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| 2.5 V TTL/CMOS | Input to PIA | | 0.4 | | 0.6 | | 0.8 | ns |
| | Input to global clock and clear | | 0.3 | | 0.5 | | 0.6 | ns |
| | Input to fast input register | | 0.2 | | 0.3 | | 0.4 | ns |
| | All outputs | | 0.2 | | 0.3 | | 0.4 | ns |
| 1.8 V TTL/CMOS | Input to PIA | | 0.6 | | 0.9 | | 1.2 | ns |
| | Input to global clock and clear | | 0.6 | | 0.9 | | 1.2 | ns |
| | Input to fast input register | | 0.5 | | 0.8 | | 1.0 | ns |
| | All outputs | | 1.3 | | 2.0 | | 2.6 | ns |
| SSTL-2 Class I | Input to PIA | | 1.5 | | 2.3 | | 3.0 | ns |
| | Input to global clock and clear | | 1.3 | | 2.0 | | 2.6 | ns |
| | Input to fast input register | | 1.1 | | 1.7 | | 2.2 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| SSTL-2 Class II | Input to PIA | | 1.5 | | 2.3 | | 3.0 | ns |
| | Input to global clock and clear | | 1.3 | | 2.0 | | 2.6 | ns |
| | Input to fast input register | | 1.1 | | 1.7 | | 2.2 | ns |
| | All outputs | | -0.1 | | -0.2 | | -0.2 | ns |
| SSTL-3 Class I | Input to PIA | | 1.4 | | 2.1 | | 2.8 | ns |
| | Input to global clock and clear | | 1.1 | | 1.7 | | 2.2 | ns |
| | Input to fast input register | | 1.0 | | 1.5 | | 2.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| SSTL-3 Class II | Input to PIA | | 1.4 | | 2.1 | | 2.8 | ns |
| | Input to global clock and clear | | 1.1 | | 1.7 | | 2.2 | ns |
| | Input to fast input register | | 1.0 | | 1.5 | | 2.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| GTL+ | Input to PIA | | 1.8 | | 2.7 | | 3.6 | ns |
| | Input to global clock and clear | | 1.8 | | 2.7 | | 3.6 | ns |
| | Input to fast input register | | 1.7 | | 2.6 | | 3.4 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|--------------------|---|----------------|-------|-----|-------|-------|------|------|------|
| | | | - | 5 | | 7 | - | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 5.5 | | 7.5 | | 10.0 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF (2) | | 5.5 | | 7.5 | | 10.0 | ns |
| t _{SU} | Global clock setup time | (2) | 3.6 | | 4.9 | | 6.5 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 1.0 | | 1.5 | | 1.5 | | ns |
| t _{FH} | Global clock hold time of fast input | | 1.0 | | 1.0 | | 1.0 | | ns |
| ^t FZHSU | Global clock setup time of fast input with zero hold time | | 2.5 | | 3.0 | | 3.0 | | ns |
| t _{FZHH} | Global clock hold time of fast input with zero hold time | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.7 | 1.0 | 5.0 | 1.0 | 6.7 | ns |
| t _{CH} | Global clock high time | | 3.0 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 3.0 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 1.4 | | 1.9 | | 2.5 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.5 | | 0.6 | | 0.8 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 5.9 | 1.0 | 8.0 | 1.0 | 10.7 | ns |
| t _{ACH} | Array clock high time | | 3.0 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 3.0 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | | 3.0 | | 3.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 6.1 | | 8.4 | | 11.1 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (3) | 163.9 | | 119.0 | | 90.1 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 6.1 | | 8.4 | | 11.1 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (3) | 163.9 | | 119.0 | | 90.1 | | MHz |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|-------------------|--|------------|-----|-----|-------|-------|-----|------|------|
| | | | - | 5 | - | 7 | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.3 | | 0.5 | ns |
| t_{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.3 | | 0.5 | ns |
| t _{FIN} | Fast input delay | | | 2.2 | | 3.2 | | 4.0 | ns |
| t _{FIND} | Programmable delay adder for fast input | | | 1.5 | | 1.5 | | 1.5 | ns |
| t _{SEXP} | Shared expander delay | | | 1.5 | | 2.1 | | 2.7 | ns |
| t _{PEXP} | Parallel expander delay | _ | | 0.4 | | 0.5 | | 0.7 | ns |
| t_{LAD} | Logic array delay | | | 1.7 | | 2.3 | | 3.0 | ns |
| t _{LAC} | Logic control array delay | | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{IOE} | Internal output enable delay | | | 0.1 | | 0.2 | | 0.2 | ns |
| t _{OD1} | Output buffer and pad delay slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.9 | | 1.2 | | 1.6 | ns |
| t _{OD3} | Output buffer and pad delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.9 | | 6.2 | | 6.6 | ns |
| t _{ZX1} | Output buffer enable delay slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 2.8 | | 3.8 | | 5.0 | ns |
| t _{ZX3} | Output buffer enable delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 7.8 | | 8.8 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 2.8 | | 3.8 | | 5.0 | ns |
| t_{SU} | Register setup time | | 1.5 | | 2.0 | | 2.6 | | ns |
| t _H | Register hold time | | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{FSU} | Register setup time of fast input | | 0.8 | | 1.1 | | 1.1 | | ns |
| t_{FH} | Register hold time of fast input | | 1.2 | | 1.4 | | 1.4 | | ns |
| t_{RD} | Register delay | | | 0.5 | | 0.7 | | 1.0 | ns |
| t _{COMB} | Combinatorial delay | | | 0.2 | | 0.3 | | 0.4 | ns |
| t _{IC} | Array clock delay | | | 1.8 | | 2.4 | | 3.1 | ns |
| t_{EN} | Register enable time | | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{GLOB} | Global control delay | | | 2.0 | | 2.8 | | 3.6 | ns |
| t _{PRE} | Register preset time | | | 1.0 | | 1.4 | | 1.9 | ns |
| t_{CLR} | Register clear time | | | 1.0 | | 1.4 | | 1.9 | ns |
| t _{PIA} | PIA delay | (2) | | 2.4 | | 3.4 | | 4.5 | ns |
| t_{LPA} | Low-power adder | (4) | | 2.0 | | 2.7 | | 3.6 | ns |

The I_{CCINT} value depends on the switching frequency and the application logic. The I_{CCINT} value is calculated with the following equation:

 $I_{CCINT} =$

$$(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$$

The parameters in this equation are:

MC_{TON} = Number of macrocells with the Turbo BitTM option turned on, as reported in the MAX+PLUS II Report File (.rpt)

 MC_{DEV} = Number of macrocells in the device

 MC_{USED} = Total number of macrocells in the design, as reported in

the Report File

 f_{MAX} = Highest clock frequency to the device

 tog_{LC} = Average percentage of logic cells toggling at each clock

(typically 12.5%)

A, B, C = Constants, shown in Table 33

| Table 33. MAX 7000B I _{CC} Equation Constants | | | | | | | | | |
|--|------|------|-------|--|--|--|--|--|--|
| Device | Α | В | C | | | | | | |
| EPM7032B | 0.91 | 0.54 | 0.010 | | | | | | |
| EPM7064B | 0.91 | 0.54 | 0.012 | | | | | | |
| EPM7128B | 0.91 | 0.54 | 0.016 | | | | | | |
| EPM7256B | 0.91 | 0.54 | 0.017 | | | | | | |
| EPM7512B | 0.91 | 0.54 | 0.019 | | | | | | |

This calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.






Figure 17. I_{CC} vs. Frequency for EPM7128B Devices





Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 20 through 29 show the package pin-out diagrams for MAX 7000B devices.

Figure 20. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlines not drawn to scale.

