



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	39
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f030c6t6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f030c6t6</a>

## Contents

<b>1</b>	<b>Introduction</b>	<b>8</b>
<b>2</b>	<b>Description</b>	<b>9</b>
<b>3</b>	<b>Functional overview</b>	<b>12</b>
3.1	ARM®-Cortex®-M0 core with embedded Flash and SRAM	12
3.2	Memories	12
3.3	Boot modes	12
3.4	Cyclic redundancy check calculation unit (CRC)	13
3.5	Power management	13
3.5.1	Power supply schemes	13
3.5.2	Power supply supervisors	13
3.5.3	Voltage regulator	13
3.5.4	Low-power modes	14
3.6	Clocks and startup	14
3.7	General-purpose inputs/outputs (GPIOs)	15
3.8	Direct memory access controller (DMA)	16
3.9	Interrupts and events	16
3.9.1	Nested vectored interrupt controller (NVIC)	16
3.9.2	Extended interrupt/event controller (EXTI)	16
3.10	Analog to digital converter (ADC)	17
3.10.1	Temperature sensor	17
3.10.2	Internal voltage reference ( $V_{REFINT}$ )	17
3.11	Timers and watchdogs	18
3.11.1	Advanced-control timer (TIM1)	18
3.11.2	General-purpose timers (TIM3, TIM14..17)	19
3.11.3	Basic timers TIM6 and TIM7	19
3.11.4	Independent watchdog (IWDG)	19
3.11.5	System window watchdog (WWDG)	20
3.11.6	SysTick timer	20
3.12	Real-time clock (RTC)	20
3.13	Inter-integrated circuit interfaces (I <sup>2</sup> C)	21
3.14	Universal synchronous/asynchronous receiver/transmitter (USART)	21

3.15	Serial peripheral interface (SPI) . . . . .	22
3.16	Serial wire debug port (SW-DP) . . . . .	23
<b>4</b>	<b>Pinouts and pin descriptions . . . . .</b>	<b>24</b>
<b>5</b>	<b>Memory mapping . . . . .</b>	<b>37</b>
<b>6</b>	<b>Electrical characteristics . . . . .</b>	<b>40</b>
6.1	Parameter conditions . . . . .	40
6.1.1	Minimum and maximum values . . . . .	40
6.1.2	Typical values . . . . .	40
6.1.3	Typical curves . . . . .	40
6.1.4	Loading capacitor . . . . .	40
6.1.5	Pin input voltage . . . . .	40
6.1.6	Power supply scheme . . . . .	41
6.1.7	Current consumption measurement . . . . .	41
6.2	Absolute maximum ratings . . . . .	42
6.3	Operating conditions . . . . .	43
6.3.1	General operating conditions . . . . .	43
6.3.2	Operating conditions at power-up / power-down . . . . .	44
6.3.3	Embedded reset and power control block characteristics . . . . .	44
6.3.4	Embedded reference voltage . . . . .	45
6.3.5	Supply current characteristics . . . . .	45
6.3.6	Wakeup time from low-power mode . . . . .	50
6.3.7	External clock source characteristics . . . . .	51
6.3.8	Internal clock source characteristics . . . . .	55
6.3.9	PLL characteristics . . . . .	56
6.3.10	Memory characteristics . . . . .	56
6.3.11	EMC characteristics . . . . .	57
6.3.12	Electrical sensitivity characteristics . . . . .	58
6.3.13	I/O current injection characteristics . . . . .	59
6.3.14	I/O port characteristics . . . . .	60
6.3.15	NRST pin characteristics . . . . .	65
6.3.16	12-bit ADC characteristics . . . . .	66
6.3.17	Temperature sensor characteristics . . . . .	70
6.3.18	Timer characteristics . . . . .	70
6.3.19	Communication interfaces . . . . .	71

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	STM32F030x4/x6/x8/xC family device features and peripheral counts . . . . .	10
Table 3.	Temperature sensor calibration values . . . . .	17
Table 4.	Internal voltage reference calibration values . . . . .	17
Table 5.	Timer feature comparison . . . . .	18
Table 6.	Comparison of I <sup>2</sup> C analog and digital filters . . . . .	21
Table 7.	STM32F030x4/x6/x8/xC I <sup>2</sup> C implementation . . . . .	21
Table 8.	STM32F0x0 USART implementation . . . . .	22
Table 9.	STM32F030x4/x6/x8/xC SPI implementation . . . . .	23
Table 10.	Legend/abbreviations used in the pinout table . . . . .	27
Table 11.	STM32F030x4/6/8/C pin definitions . . . . .	27
Table 12.	Alternate functions selected through GPIOA_AFR registers for port A . . . . .	33
Table 13.	Alternate functions selected through GPIOB_AFR registers for port B . . . . .	34
Table 14.	Alternate functions selected through GPIOC_AFR registers for port C . . . . .	36
Table 15.	Alternate functions selected through GPIOD_AFR registers for port D . . . . .	36
Table 16.	Alternate functions selected through GPIOF_AFR registers for port F . . . . .	36
Table 17.	STM32F030x4/x6/x8/xC peripheral register boundary addresses . . . . .	38
Table 18.	Voltage characteristics . . . . .	42
Table 19.	Current characteristics . . . . .	43
Table 20.	Thermal characteristics . . . . .	43
Table 21.	General operating conditions . . . . .	43
Table 22.	Operating conditions at power-up / power-down . . . . .	44
Table 23.	Embedded reset and power control block characteristics . . . . .	44
Table 24.	Embedded internal reference voltage . . . . .	45
Table 25.	Typical and maximum current consumption from V <sub>DD</sub> supply at V <sub>DD</sub> = 3.6 V . . . . .	46
Table 26.	Typical and maximum current consumption from the V <sub>DDA</sub> supply . . . . .	47
Table 27.	Typical and maximum consumption in Stop and Standby modes . . . . .	48
Table 28.	Typical current consumption in Run mode, code with data processing running from Flash . . . . .	49
Table 29.	Switching output I/O current consumption . . . . .	50
Table 30.	Low-power mode wakeup timings . . . . .	51
Table 31.	High-speed external user clock characteristics . . . . .	51
Table 32.	Low-speed external user clock characteristics . . . . .	52
Table 33.	HSE oscillator characteristics . . . . .	52
Table 34.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz) . . . . .	54
Table 35.	HSI oscillator characteristics . . . . .	55
Table 36.	HSI14 oscillator characteristics . . . . .	55
Table 37.	LSI oscillator characteristics . . . . .	55
Table 38.	PLL characteristics . . . . .	56
Table 39.	Flash memory characteristics . . . . .	56
Table 40.	Flash memory endurance and data retention . . . . .	57
Table 41.	EMS characteristics . . . . .	57
Table 42.	EMI characteristics . . . . .	58
Table 43.	ESD absolute maximum ratings . . . . .	59
Table 44.	Electrical sensitivities . . . . .	59
Table 45.	I/O current injection susceptibility . . . . .	60
Table 46.	I/O static characteristics . . . . .	60
Table 47.	Output voltage characteristics . . . . .	63

## List of figures

Figure 1.	Block diagram . . . . .	11
Figure 2.	Clock tree . . . . .	15
Figure 3.	LQFP64 64-pin package pinout (top view), for STM32F030x4/6/8 devices . . . . .	24
Figure 4.	LQFP64 64-pin package pinout (top view), for STM32F030RC devices . . . . .	24
Figure 5.	LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices . . . . .	25
Figure 6.	LQFP48 48-pin package pinout (top view), for STM32F030CC devices . . . . .	25
Figure 7.	LQFP32 32-pin package pinout (top view) . . . . .	26
Figure 8.	TSSOP20 20-pin package pinout (top view) . . . . .	26
Figure 9.	STM32F030x4/x6/x8/xC memory map . . . . .	37
Figure 10.	Pin loading conditions . . . . .	40
Figure 11.	Pin input voltage . . . . .	40
Figure 12.	Power supply scheme . . . . .	41
Figure 13.	Current consumption measurement scheme . . . . .	41
Figure 14.	High-speed external clock source AC timing diagram . . . . .	51
Figure 15.	Low-speed external clock source AC timing diagram . . . . .	52
Figure 16.	Typical application with an 8 MHz crystal . . . . .	53
Figure 17.	Typical application with a 32.768 kHz crystal . . . . .	54
Figure 18.	TC and TT <sub>a</sub> I/O input characteristics . . . . .	62
Figure 19.	Five volt tolerant (FT and FT <sub>f</sub> ) I/O input characteristics . . . . .	62
Figure 20.	I/O AC characteristics definition . . . . .	65
Figure 21.	Recommended NRST pin protection . . . . .	66
Figure 22.	ADC accuracy characteristics . . . . .	69
Figure 23.	Typical connection diagram using the ADC . . . . .	69
Figure 24.	SPI timing diagram - slave mode and CPHA = 0 . . . . .	73
Figure 25.	SPI timing diagram - slave mode and CPHA = 1 . . . . .	73
Figure 26.	SPI timing diagram - master mode . . . . .	74
Figure 27.	LQFP64 outline . . . . .	75
Figure 28.	LQFP64 recommended footprint . . . . .	76
Figure 29.	LQFP64 marking example (package top view) . . . . .	77
Figure 30.	LQFP48 outline . . . . .	78
Figure 31.	LQFP48 recommended footprint . . . . .	79
Figure 32.	LQFP48 marking example (package top view) . . . . .	80
Figure 33.	LQFP32 outline . . . . .	81
Figure 34.	LQFP32 recommended footprint . . . . .	82
Figure 35.	LQFP32 marking example (package top view) . . . . .	83
Figure 36.	TSSOP20 outline . . . . .	84
Figure 37.	TSSOP20 footprint . . . . .	85
Figure 38.	TSSOP20 marking example (package top view) . . . . .	86

## 2 Description


The STM32F030x4/x6/x8/xC microcontrollers incorporate the high-performance ARM® Cortex®-M0 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded memories (up to 256 Kbytes of Flash memory and up to 32 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (up to two I<sup>2</sup>Cs, up to two SPIs and up to six USARTs), one 12-bit ADC, seven general-purpose 16-bit timers and an advanced-control PWM timer.

The STM32F030x4/x6/x8/xC microcontrollers operate in the -40 to +85 °C temperature range from a 2.4 to 3.6V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F030x4/x6/x8/xC microcontrollers include devices in four different packages ranging from 20 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included. The description below provides an overview of the complete range of STM32F030x4/x6/x8/xC peripherals proposed.

These features make the STM32F030x4/x6/x8/xC microcontrollers suitable for a wide range of applications such as application control and user interfaces, handheld equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.

Figure 1. Block diagram



1. TIMER6, TIMER15, SPI, USART2 and I2C2 are available on STM32F030x8/C devices only.
2. USART3, USART4, USART5, USART6 and TIMER7 are available on STM32F030xC devices only.

*Table 8* gives an overview of features as implemented on the available USART interfaces. All USART interfaces can be served by the DMA controller.

**Table 8. STM32F0x0 USART implementation<sup>(1)</sup>**



<b>USART modes/ features</b>	<b>STM32F030x4 STM32F030x6</b>	<b>STM32F030x8</b>		<b>STM32F030xC</b>			
	<b>USART1</b>	<b>USART1</b>	<b>USART2</b>	<b>USART1 USART2 USART3</b>	<b>USART4</b>	<b>USART5</b>	<b>USART6</b>
Hardware flow control for modem	X	X	X	X	X	-	-
Continuous communication using DMA	X	X	X	X	X	X	X
Multiprocessor communication	X	X	X	X	X	X	X
Synchronous mode	X	X	X	X	X	X	-
Smartcard mode	-	-	-	-	-	-	-
Single-wire Half-duplex communication	X	X	X	X	X	X	X
IrDA SIR ENDEC block	-	-	-	-	-	-	-
LIN mode	-	-	-	-	-	-	-
Dual clock domain and wakeup from Stop mode	-	-	-	-	-	-	-
Receiver timeout interrupt	X	X	-	X	-	-	-
Modbus communication	-	-	-	-	-	-	-
Auto baud rate detection (supported modes)	2	2	-	4	-	-	-
Driver Enable	X	X	X	X	X	X	X
USART data length	8 and 9 bits			7, 8 and 9 bits			

1. X = supported.

### 3.15 Serial peripheral interface (SPI)


Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

SPI1 and SPI2 are identical and implement the set of features shown in the following table.

**Figure 7. LQFP32 32-pin package pinout (top view)****Figure 8. TSSOP20 20-pin package pinout (top view)**

## 5 Memory mapping

Figure 9. STM32F030x4/x6/x8/xC memory map



1. The start address of the system memory is 0x1FFF EC00 for STM32F030x4, STM32F030x6 and STM32F030x8 devices, and 0x1FFF D800 for STM32F030xC devices.

**Table 19. Current characteristics**

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}$	Total current into sum of all VDD power lines (source) <sup>(1)</sup>	120	mA
$\Sigma I_{VSS}$	Total current out of sum of all VSS ground lines (sink) <sup>(1)</sup>	-120	
$I_{VDD(PIN)}$	Maximum current into each VDD power pin (source) <sup>(1)</sup>	100	
$I_{VSS(PIN)}$	Maximum current out of each VSS ground pin (sink) <sup>(1)</sup>	-100	
$I_{IO(PIN)}$	Output current sunk by any I/O and control pin	25	
	Output current source by any I/O and control pin	-25	
$\Sigma I_{IO(PIN)}$	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	80	
	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	-80	
$I_{INJ(PIN)}^{(3)}$	Injected current on FT and FTf pins	-5/+0 <sup>(4)</sup>	
	Injected current on TC and RST pin	$\pm 5$	
	Injected current on TTa pins <sup>(5)</sup>	$\pm 5$	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	$\pm 25$	

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
3. A positive injection is induced by  $V_{IN} > V_{DDIO_X}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 18: Voltage characteristics](#) for the maximum allowed input voltage values.
4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
5. On these I/Os, a positive injection is induced by  $V_{IN} > V_{DDA}$ . Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below [Table 52: ADC accuracy](#).
6. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 20. Thermal characteristics**

Symbol	Ratings	Value	Unit
$T_{STG}$	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	150	°C

## 6.3 Operating conditions

### 6.3.1 General operating conditions

**Table 21. General operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{HCLK}$	Internal AHB clock frequency	-	0	48	MHz
$f_{PCLK}$	Internal APB clock frequency	-	0	48	
$V_{DD}$	Standard operating voltage	-	2.4	3.6	V

### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in [Section 6.3.14](#). However, the recommended clock input waveform is shown in [Figure 15](#).

**Table 32. Low-speed external user clock characteristics**

Symbol	Parameter <sup>(1)</sup>	Min	Typ	Max	Unit
$f_{LSE\_ext}$	User external clock source frequency	-	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage	0.7 $V_{DDIOx}$	-	$V_{DDIOx}$	V
$V_{LSEL}$	OSC32_IN input pin low level voltage	$V_{SS}$	-	0.3 $V_{DDIOx}$	
$t_w(LSEH)$ $t_w(LSEL)$	OSC32_IN high or low time	450	-	-	ns
$t_r(LSE)$ $t_f(LSE)$	OSC32_IN rise or fall time	-	-	50	

1. Guaranteed by design, not tested in production.

**Figure 15. Low-speed external clock source AC timing diagram**



### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 33](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 33. HSE oscillator characteristics**

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Typ	Max <sup>(2)</sup>	Unit
$f_{OSC\_IN}$	Oscillator frequency	-	4	8	32	MHz
$R_F$	Feedback resistor	-	-	200	-	k $\Omega$

obtained with typical external components specified in [Table 34](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


**Table 34. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )**

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Typ	Max <sup>(2)</sup>	Unit
$I_{DD}$	LSE current consumption	low drive capability	-	0.5	0.9	$\mu\text{A}$
		medium-low drive capability	-	-	1	
		medium-high drive capability	-	-	1.3	
		high drive capability	-	-	1.6	
$g_m$	Oscillator transconductance	low drive capability	5	-	-	$\mu\text{A/V}$
		medium-low drive capability	8	-	-	
		medium-high drive capability	15	-	-	
		high drive capability	25	-	-	
$t_{SU(LSE)}^{(3)}$	Startup time	$V_{DDIOx}$ is stabilized	-	2	-	s

- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- Guaranteed by design, not tested in production.
- $t_{SU(LSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

**Note:** For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website [www.st.com](http://www.st.com).

**Figure 17. Typical application with a 32.768 kHz crystal**



**Note:** An external resistor is not required between  $OSC32\_IN$  and  $OSC32\_OUT$  and it is forbidden to add one.

**Table 37. LSI oscillator characteristics<sup>(1)</sup>**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{su(LSI)}^{(2)}$	LSI oscillator startup time	-	-	85	μs
$I_{DDA(LSI)}^{(2)}$	LSI oscillator power consumption	-	0.75	-	μA

1.  $V_{DDA} = 3.3$  V,  $T_A = -40$  to  $85$  °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

### 6.3.9 PLL characteristics

The parameters given in [Table 38](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 21: General operating conditions](#).

**Table 38. PLL characteristics**

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
$f_{PLL\_IN}$	PLL input clock <sup>(1)</sup>	1 <sup>(2)</sup>	8.0	24 <sup>(2)</sup>	MHz
	PLL input clock duty cycle	40 <sup>(2)</sup>	-	60 <sup>(2)</sup>	%
$f_{PLL\_OUT}$	PLL multiplier output clock	16 <sup>(2)</sup>	-	48	MHz
$t_{LOCK}$	PLL lock time	-	-	200 <sup>(2)</sup>	μs
Jitter <sub>PLL</sub>	Cycle-to-cycle jitter	-	-	300 <sup>(2)</sup>	ps

1. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by  $f_{PLL\_OUT}$ .

2. Guaranteed by design, not tested in production.

### 6.3.10 Memory characteristics

#### Flash memory

The characteristics are given at  $T_A = -40$  to  $85$  °C unless otherwise specified.

**Table 39. Flash memory characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max <sup>(1)</sup>	Unit
$t_{prog}$	16-bit programming time	$T_A = -40$ to $+85$ °C	-	53.5	-	μs
$t_{ERASE}$	Page erase time <sup>(2)</sup>	$T_A = -40$ to $+85$ °C	-	30	-	ms
$t_{ME}$	Mass erase time	$T_A = -40$ to $+85$ °C	-	30	-	ms
$I_{DD}$	Supply current	Write mode	-	-	10	mA
		Erase mode	-	-	12	mA
$V_{prog}$	Programming voltage	-	2.4	-	3.6	V

1. Guaranteed by design, not tested in production.

2. Page size is 1KB for STM32F030x4/6/8 devices and 2KB for STM32F030xC devices

**Table 45. I/O current injection susceptibility**

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
$I_{INJ}$	Injected current on BOOT0 and PF1 pins	-0	NA	mA
	Injected current on PA9, PB3, PB13, PF11 pins with induced leakage current on adjacent pins less than 50 $\mu$ A	-5	NA	
	Injected current on PA11 and PA12 pins with induced leakage current on adjacent pins less than -1 mA	-5	NA	
	Injected current on all other FT and FTf pins	-5	NA	
	Injected current on PB0 and PB1 pins	-5	NA	
	Injected current on PC0 pin	-0	+5	
	Injected current on all other TTa, TC and RST pins	-5	+5	

### 6.3.14 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in [Table 46](#) are derived from tests performed under the conditions summarized in [Table 21: General operating conditions](#). All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

**Table 46. I/O static characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL}$	Low level input voltage	TC and TTa I/O	-	-	$0.3 V_{DDIOx} + 0.07^{(1)}$	V
		FT and FTf I/O	-	-	$0.475 V_{DDIOx} - 0.2^{(1)}$	
		BOOT0	-	-	$0.3 V_{DDIOx} - 0.3^{(1)}$	
		All I/Os except BOOT0 pin	-	-	$0.3 V_{DDIOx}$	
$V_{IH}$	High level input voltage	TC and TTa I/O	$0.445 V_{DDIOx} + 0.398^{(1)}$	-	-	V
		FT and FTf I/O	$0.5 V_{DDIOx} + 0.2^{(1)}$	-	-	
		BOOT0	$0.2 V_{DDIOx} + 0.95^{(1)}$	-	-	
		All I/Os except BOOT0 pin	$0.7 V_{DDIOx}$	-	-	
$V_{hys}$	Schmitt trigger hysteresis	TC and TTa I/O	-	$200^{(1)}$	-	mV
		FT and FTf I/O	-	$100^{(1)}$	-	
		BOOT0	-	$300^{(1)}$	-	

**Table 51.  $R_{AIN}$  max for  $f_{ADC} = 14$  MHz**

$T_s$ (cycles)	$t_s$ ( $\mu$ s)	$R_{AIN}$ max ( $k\Omega$ ) <sup>(1)</sup>
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

1. Guaranteed by design, not tested in production.

**Table 52. ADC accuracy<sup>(1)(2)(3)</sup>**

Symbol	Parameter	Test conditions	Typ	Max <sup>(4)</sup>	Unit
ET	Total unadjusted error	$f_{PCLK} = 48$ MHz, $f_{ADC} = 14$ MHz, $R_{AIN} < 10$ k $\Omega$ $V_{DDA} = 2.7$ V to 3.6 V $T_A = -40$ to 85 °C	$\pm 3.3$	$\pm 4$	LSB
EO	Offset error		$\pm 1.9$	$\pm 2.8$	
EG	Gain error		$\pm 2.8$	$\pm 3$	
ED	Differential linearity error		$\pm 0.7$	$\pm 1.3$	
EL	Integral linearity error		$\pm 1.2$	$\pm 1.7$	

1. ADC DC accuracy values are measured after internal calibration.
2. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.  
Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in [Section 6.3.14](#) does not affect the ADC accuracy.
3. Better performance may be achieved in restricted  $V_{DDA}$ , frequency and temperature ranges.
4. Data based on characterization results, not tested in production.

Figure 24. SPI timing diagram - slave mode and CPHA = 0





Figure 25. SPI timing diagram - slave mode and CPHA = 1



1. Measurement points are done at CMOS levels:  $0.3 V_{DD}$  and  $0.7 V_{DD}$ .


## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

## 7.1 LQFP64 package information

LQFP64 is 64-pin, 10 x 10 mm low-profile quad flat package.

**Figure 27. LQFP64 outline**



1. Drawing is not to scale.


**Table 59. LQFP64 mechanical data**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571

**Table 59. LQFP64 mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-
E3	-	7.500	-	-	0.2953	-
e	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 28. LQFP64 recommended footprint**

1. Dimensions are expressed in millimeters.

ai14909c

## 8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

**Table 64. Ordering information scheme**

<b>Example:</b>	STM32	F	030	C	6	T	6	x
<b>Device family</b>								
STM32 = ARM-based 32-bit microcontroller								
<b>Product type</b>								
F = General-purpose								
<b>Sub-family</b>								
030 = STM32F030xx								
<b>Pin count</b>								
F = 20 pins								
K = 32 pins								
C = 48 pins								
R = 64 pins								
<b>Code size</b>								
4 = 16 Kbyte of Flash memory								
6 = 32 Kbyte of Flash memory								
8 = 64 Kbyte of Flash memory								
C = 256 Kbyte of Flash memory								
<b>Package</b>								
P = TSSOP								
T = LQFP								
<b>Temperature range</b>								
6 = -40 to 85 °C								
<b>Options</b>								
xxx = programmed parts								
TR = tape and reel								

**Table 65. Document revision history (continued)**

Date	Revision	Changes
23-Jan-2017	3	<ul style="list-style-type: none"> <li>– <i>Section 3.11.2: General-purpose timers (TIM3, TIM14..17)</i> - number of timers</li> <li>– <i>Table 5: Timer feature comparison</i> - footnotes added</li> <li>– <i>Table 7: STM32F030x4/x6/x8/xC P/C implementation</i> - FM+ and footnote</li> <li>– <i>Figure 3 through Figure 6</i> - darker highlight on pins</li> <li>– <i>Table 11: STM32F030x4/6/8/C pin definitions</i> - corrections</li> <li>– <i>Table 12: Alternate functions selected through GPIOA_AFR registers for port A</i> - note order</li> <li>– <i>Table 14 through Table 16</i> - corrected footnotes</li> <li>– <i>Figure 9: STM32F030x4/x6/x8/xC memory map</i> footnote</li> <li>– <i>Figure 12: Power supply scheme</i></li> <li>– <i>Table 24: Embedded internal reference voltage</i>: added t<sub>START</sub>, changed V<sub>REFINT</sub> and t<sub>S_vrefint</sub> values and notes</li> <li>– <i>Table 25: Typical and maximum current consumption from V<sub>DD</sub> supply at V<sub>DD</sub> = 3.6 V</i> footnotes</li> <li>– <i>Table 26: Typical and maximum current consumption from the V<sub>DDA</sub> supply</i> values for STM32F030xC and footnotes</li> <li>– <i>Table 34: LSE oscillator characteristics (f<sub>LSE</sub> = 32.768 kHz)</i> LSEDRV[1:0] values removed (see ref. manual)</li> <li>– <i>Table 50: ADC characteristics</i> - t<sub>STAB</sub> defined relative to clock frequency; notes 3. and 4. added</li> <li>– <i>Section 3.14: Universal synchronous/asynchronous receiver/transmitter (USART)</i> - introduction and <i>Table 8: STM32F0x0 USART implementation</i></li> <li>– <i>Figure 9: STM32F030x4/x6/x8/xC memory map</i> footnote</li> <li>– <i>Table 43: ESD absolute maximum ratings</i> - C4 or C3 class, depending on device variant; CDM values updated to match the referenced standard. (CDM standard was updated in the previous release, without duly modifying the related values.)</li> <li>– <i>Table 53: TS characteristics</i>: removed the min. value for t<sub>START</sub> and parameter name change</li> <li>– <i>Figure 18 and Figure 19</i> improved</li> <li>– <i>Section 7: Package information</i> name and structure change</li> <li>– <i>Section 8: Ordering information</i> renamed from Part numbering</li> </ul>