



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	39
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f030c8t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

7	Packa	age info	rmation	75
	7.1	LQFP64	package information	75
	7.2	LQFP48	package information	78
	7.3	LQFP32	package information	81
	7.4	TSSOP	20 package information	84
	7.5	Therma	characteristics	87
		7.5.1	Reference document	87
8	Order	ring info	rmation	88
9	Revis	ion hist	ory	89



# List of figures

Figure 1.	Block diagram	11
Figure 2.	Clock tree 1	15
Figure 3.	LQFP64 64-pin package pinout (top view), for STM32F030x4/6/8 devices	24
Figure 4.	LQFP64 64-pin package pinout (top view), for STM32F030RC devices	24
Figure 5.	LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices 2	25
Figure 6.	LQFP48 48-pin package pinout (top view), for STM32F030CC devices	25
Figure 7.	LQFP32 32-pin package pinout (top view)	26
Figure 8.	TSSOP20 20-pin package pinout (top view)2	26
Figure 9.	STM32F030x4/x6/x8/xC memory map	37
Figure 10.	Pin loading conditions.	40
Figure 11.	Pin input voltage	40
Figure 12.	Power supply scheme	11
Figure 13.	Current consumption measurement scheme	41
Figure 14.	High-speed external clock source AC timing diagram	51
Figure 15.	Low-speed external clock source AC timing diagram	52
Figure 16.	Typical application with an 8 MHz crystal	53
Figure 17.	Typical application with a 32.768 kHz crystal	54
Figure 18.	TC and TTa I/O input characteristics6	32
Figure 19.	Five volt tolerant (FT and FTf) I/O input characteristics	32
Figure 20.	I/O AC characteristics definition	35
Figure 21.	Recommended NRST pin protection	36
Figure 22.	ADC accuracy characteristics	39
Figure 23.	Typical connection diagram using the ADC	39
Figure 24.	SPI timing diagram - slave mode and CPHA = 0	73
Figure 25.	SPI timing diagram - slave mode and CPHA = 1	73
Figure 26.	SPI timing diagram - master mode	74
Figure 27.	LQFP64 outline	75
Figure 28.	LQFP64 recommended footprint	76
Figure 29.	LQFP64 marking example (package top view)7	77
Figure 30.	LQFP48 outline	78
Figure 31.	LQFP48 recommended footprint	79
Figure 32.	LQFP48 marking example (package top view)	30
Figure 33.	LQFP32 outline	31
Figure 34.	LQFP32 recommended footprint	32
Figure 35.	LQFP32 marking example (package top view)	33
Figure 36.	TSSOP20 outline	34
Figure 37.	TSSOP20 footprint	35
Figure 38.	TSSOP20 marking example (package top view)	36



# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F030x4/x6/x8/xC microcontrollers.

This document should be read in conjunction with the STM32F0x0xx reference manual (RM0360). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core, please refer to the Cortex<sup>®</sup>-M0 Technical Reference Manual, available from the www.arm.com website.





# 2 Description

The STM32F030x4/x6/x8/xC microcontrollers incorporate the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded memories (up to 256 Kbytes of Flash memory and up to 32 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (up to two I<sup>2</sup>Cs, up to two SPIs and up to six USARTs), one 12-bit ADC, seven general-purpose 16-bit timers and an advanced-control PWM timer.

The STM32F030x4/x6/x8/xC microcontrollers operate in the -40 to +85 °C temperature range from a 2.4 to 3.6V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F030x4/x6/x8/xC microcontrollers include devices in four different packages ranging from 20 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included. The description below provides an overview of the complete range of STM32F030x4/x6/x8/xC peripherals proposed.

These features make the STM32F030x4/x6/x8/xC microcontrollers suitable for a wide range of applications such as application control and user interfaces, handheld equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.



## STM32F030x4/x6/x8/xC



- 1. Applies to STM32F030x4/x6/xC devices.
- 2. Applies to STM32F030x8/xC devices.
- 3. Applies to STM32F030xC devices.

#### 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.



## **3.11.2** General-purpose timers (TIM3, TIM14..17)

There are four or five synchronizable general-purpose timers embedded in the STM32F030x4/x6/x8/xC devices (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

## TIM3

STM32F030x4/x6/x8/xC devices feature one synchronizable 4-channel general-purpose timer. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM3 general-purpose timer can work with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM3 has an independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

The counter can be frozen in debug mode.

## TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

## TIM15, TIM16 and TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM15 has two independent channels, whereas TIM16 and TIM17 feature one single channel for input capture/output compare, PWM or one-pulse mode output.

The TIM15, TIM16 and TIM17 timers can work together, and TIM15 can also operate with TIM1 via the Timer Link feature for synchronization or event chaining.

TIM15 can be synchronized with TIM16 and TIM17.

TIM15, TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

# 3.11.3 Basic timers TIM6 and TIM7

These timers can be used as a generic 16-bit time base.

## 3.11.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It





### Figure 5. LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices







Na	me	Abbreviation	Definition			
Pin r	name	Unless otherwise after reset is the s	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name			
		S	Supply pin			
Pin	type	I	Input only pin			
		I/O	Input / output pin			
		FT	5 V tolerant I/O			
		FTf 5 V tolerant I/O, FM+ capable				
I/O otr	uoturo	TTa 3.3 V tolerant I/O directly connected to ADC				
		TC	Standard 3.3 V I/O			
		В	Dedicated BOOT0 pin			
		RST	Bidirectional reset pin with embedded weak pull-up resistor			
Notes Unless otherwis reset.		Unless otherwise reset.	specified by a note, all I/Os are set as floating inputs during and after			
Pin	Alternate functions	Functions selected	Functions selected through GPIOx_AFR registers			
functions	Additional functions	Functions directly	selected/enabled through peripheral registers			

# Table 11. STM32F030x4/6/8/C pin definitions

F	Pin nur	nber				a		Pin functions	
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structur	Notes	Alternate functions	Additional functions
1	1	-	-	VDD	S	-	-	Complementary	power supply
2	2	-	-	PC13	I/O	тс	(1)	-	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2
3	3	-	-	PC14-OSC32_IN (PC14)	I/O	тс	(1)	-	OSC32_IN
4	4	-	-	PC15-OSC32_OUT (PC15)	I/O	тс	(1)	-	OSC32_OUT
5	5	2	2	PF0-OSC_IN (PF0)	I/O	FT	-	I2C1_SDA <sup>(5)</sup>	OSC_IN
6	6	3	3	PF1-OSC_OUT (PF1)	I/O	FT	-	I2C1_SCL <sup>(5)</sup>	OSC_OUT
7	7	4	4	NRST	I/O	RST	-	Device reset input / i (active	nternal reset output e low)



F	Pin nu	mber				Ø		Pin functions	
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
8	-	-	-	PC0	I/O	TTa	-	EVENTOUT, USART6_TX <sup>(5)</sup>	ADC_IN10
9	-	-	-	PC1	I/O	ТТа	-	EVENTOUT, USART6_RX <sup>(5)</sup>	ADC_IN11
10	-	-	-	PC2	I/O	ТТа	-	SPI2_MISO <sup>(5)</sup> , EVENTOUT	ADC_IN12
11	-	-	-	PC3	I/O	TTa	-	SPI2_MOSI <sup>(5)</sup> , EVENTOUT	ADC_IN13
12	8	-	-	VSSA	S	-	-	Analog	ground
13	9	5	5	VDDA	S	-	-	Analog power supply	
14	10	6	6	PA0	I/O	ТТа	-	USART1_CTS <sup>(2)</sup> , USART2_CTS <sup>(3)(5)</sup> , USART4_TX <sup>(5)</sup>	ADC_IN0, RTC_TAMP2, WKUP1
15	11	7	7	PA1	I/O	TTa	-	USART1_RTS <sup>(2)</sup> , USART2_RTS <sup>(3)(5)</sup> , EVENTOUT, USART4_RX <sup>(5)</sup>	ADC_IN1
16	12	8	8	PA2	I/O	ТТа	-	USART1_TX <sup>(2)</sup> , USART2_TX <sup>(3)(5)</sup> , TIM15_CH1 <sup>(3)(5)</sup>	ADC_IN2, WKPU4 <sup>(5)</sup>
17	13	9	9	PA3	I/O	ТТа	-	USART1_RX <sup>(2)</sup> , USART2_RX <sup>(3)(5)</sup> , TIM15_CH2 <sup>(3)(5)</sup>	ADC_IN3
18 <sup>(4)</sup>	-	-	-	PF4	I/O	FT	(4)	EVENTOUT -	
18 <sup>(5)</sup>	-	-	-	VSS	S	-	(5)	Ground	
19 <sup>(4)</sup>	-	-	-	PF5	I/O	FT	(4)	EVENTOUT	-
19 <sup>(5)</sup>	-	-	-	VDD	-	-	(5)	Complementary	/ power supply
20	14	10	10	PA4	I/O	TTa	-	SPI1_NSS, USART1_CK <sup>(2)</sup> USART2_CK <sup>(3)(5)</sup> , TIM14_CH1, USART6_TX <sup>(5)</sup>	
21	15	11	11	PA5	I/O	ТТа	-	SPI1_SCK, USART6_RX <sup>(5)</sup>	ADC_IN5

Table 11. STM32F030x4/6/8/C pin definitions (continued)



I	Pin nui	mber				ø		Pin functions	
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structur	Notes	Alternate functions	Additional functions
34	26	-	-	PB13	I/O	FT	-	SPI1_SCK <sup>(2)</sup> , SPI2_SCK <sup>(3)(5)</sup> , I2C2_SCL <sup>(5)</sup> , TIM1_CH1N, USART3_CTS <sup>(5)</sup>	-
35	27	-	-	PB14	I/O	FT	-	SPI1_MISO <sup>(2)</sup> , SPI2_MISO <sup>(3)(5)</sup> , I2C2_SDA <sup>(5)</sup> , TIM1_CH2N, TIM15_CH1 <sup>(3)(5)</sup> , USART3_RTS <sup>(5)</sup>	-
36	28	-	-	PB15	I/O	FT	-	SPI1_MOSI <sup>(2)</sup> , SPI2_MOSI <sup>(3)(5)</sup> , TIM1_CH3N, TIM15_CH1N <sup>(3)(5)</sup> , TIM15_CH2 <sup>(3)(5)</sup>	RTC_REFIN, WKPU7 <sup>(5)</sup>
37	-	-	-	PC6	I/O	FT	-	TIM3_CH1	-
38	-	-	-	PC7	I/O	FT	-	TIM3_CH2	-
39	-	-	-	PC8	I/O	FT	-	TIM3_CH3	-
40	-	-	-	PC9	I/O	FT	-	TIM3_CH4	-
41	29	18	-	PA8	I/O	FT	-	USART1_CK, TIM1_CH1, EVENTOUT, MCO	-
42	30	19	17	PA9	I/O	FT	-	USART1_TX, TIM1_CH2, TIM15_BKIN <sup>(3)(5)</sup> I2C1_SCL <sup>(2)(5)</sup>	-
43	31	20	18	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, TIM17_BKIN I2C1_SDA <sup>(2)(5)</sup>	-
44	32	21	-	PA11	I/O	FT	-	USART1_CTS, TIM1_CH4, EVENTOUT, I2C2_SCL <sup>(5)</sup>	-
45	33	22	-	PA12	I/O	FT	-	USART1_RTS, TIM1_ETR, EVENTOUT, I2C2_SDA <sup>(5)</sup>	-

Table 11. STM32F030x4/6/8/C pin definitions (continued)



# 5 Memory mapping



Figure 9. STM32F030x4/x6/x8/xC memory map

1. The start address of the system memory is 0x1FFF EC00 for STM32F030x4, STM32F030x6 and STM32F030x8 devices, and 0x1FFF D800 for STM32F030xC devices.



# 6.1.6 Power supply scheme



Figure 12. Power supply scheme

**Caution:** Each power supply pair (V<sub>DD</sub>/V<sub>SS</sub>, V<sub>DDA</sub>/V<sub>SSA</sub> etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

# 6.1.7 Current consumption measurement

## Figure 13. Current consumption measurement scheme





Symbol	Parameter	Parameter Conditions		Мах	Unit		
V <sub>DDA</sub>	Analog operating voltage	Must have a potential equal to or higher than $V_{\text{DD}}$	2.4	3.6	V		
		TC and RST I/O	-0.3	V <sub>DDIOx</sub> +0.3			
V	I/O input voltage	TTa I/O	-0.3	V <sub>DDA</sub> +0.3 <sup>(2)</sup>	V		
۷IN	I/O input voltage	FT and FTf I/O	-0.3	5.5 <sup>(2)</sup>			
		BOOT0	0	5.5			
P <sub>D</sub>		LQFP64	-	455	mW		
	Power dissipation at $T_A = 85 \degree C$ for suffix 6 <sup>(1)</sup>	LQFP48	-	364			
		LQFP32	-	357			
		TSSOP20	-	263			
Ŧ	Ambient temperature for the	Maximum power dissipation	r dissipation -40		ŝ		
IA	suffix 6 version	Low power dissipation <sup>(2)</sup>	-40	105	-C		
Т <sub>Ј</sub>	Junction temperature range	Suffix 6 version	-40	105	°C		

Table 21. General operating conditions (continued)

1. If  $T_A$  is lower, higher  $\mathsf{P}_D$  values are allowed as long as  $\mathsf{T}_J$  does not exceed  $\mathsf{T}_{Jmax}.$ 

2. In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$  (see Section 7.5: Thermal characteristics).

# 6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 22* are derived from tests performed under the ambient temperature condition summarized in *Table 21*.

Symbol	Parameter	Conditions	Min	Max	Unit
+	V <sub>DD</sub> rise time rate	_	0	8	
۲VDD	V <sub>DD</sub> fall time rate	-	20	8	
t <sub>VDDA</sub>	V <sub>DDA</sub> rise time rate	_	0	8	μ5/ ν
	V <sub>DDA</sub> fall time rate	-	20	~	

Table 22. Operating conditions at power-up / power-down

# 6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

|--|

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>POR/PDR</sub> <sup>(1)</sup>	Power on/power down	Falling edge <sup>(2)</sup>	1.80	1.88	1.96 <sup>(3)</sup>	V
	reset threshold	Rising edge	1.84 <sup>(3)</sup>	1.92	2.00	V



Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit	
I <sub>DD</sub>	HSE current consumption	During startup <sup>(3)</sup>	-	-	8.5		
		V <sub>DD</sub> = 3.3 V, Rm = 45 Ω CL = 10 pF@8 MHz	-	0.5	-	mA	
		V <sub>DD</sub> = 3.3 V, Rm = 30 Ω CL = 20 pF@32 MHz	-	1.5	-		
9 <sub>m</sub>	Oscillator transconductance	Startup	10	I	-	mA/V	
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms	

Table 33.	HSE	oscillator	characteristics
-----------	-----	------------	-----------------

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time

4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

### Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.





1.  $R_{EXT}$  value depends on the crystal characteristics.

## Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results



Symbol	Ratings Conditions Pa		Packages	Class	Maximum value <sup>(1)</sup>	Unit		
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ °C}$ , conforming to JESD22-A114	All	2	2000	V		
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ °C}$ , conforming to ANSI/ESD STM5.3.1	All	C4 <sup>(2)</sup> C3 <sup>(3)</sup>	500 <sup>(2)</sup> 250 <sup>(3)</sup>	V		

Table 43. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

2. Applicable to STM32F030xC

3. Applicable to STM32F030x4, STM32F030x6, and STM32F030x8

## Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

### Table 44. Electrical sensitivities

Symbol	Parameter	Conditions	Class	
LU	Static latch-up class	$T_A = +105 \text{ °C conforming to JESD78A}$	II level A	

# 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIOx}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

## Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 45.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.





Figure 18. TC and TTa I/O input characteristics

Figure 19. Five volt tolerant (FT and FTf) I/O input characteristics





OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions		Max	Unit
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz
x0	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$	-	125	20
	t <sub>r(IO)out</sub>	Output rise time		-	125	115
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	10	MHz
01	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOX} \ge 2.4 \text{ V}$		25	ne
	t <sub>r(IO)out</sub>	Output rise time		-	25	115
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	50	MHz
11	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	30	
			$C_L = 50 \text{ pF}, 2.4 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	- 20		
	t <sub>f(IO)out</sub>	Output fall time	$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$		5	
			Dutput fall time $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$			
			$C_{L} = 50 \text{ pF}, 2.4 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	12	
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	- 5	
	t <sub>r(IO)out</sub>	Output rise time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	8	
			$C_L$ = 50 pF, 2.4 V $\leq$ V <sub>DDIOx</sub> < 2.7 V	-	12	
Fm+ configuration (4)	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_{L} = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$		2	MHz
	t <sub>f(IO)out</sub>	Output fall time			12	20
	t <sub>r(IO)out</sub>	Output rise time			34	115
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	10	-	ns

Table 48. I/O AC characteristics<sup>(1)(2)</sup>

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0360 reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design, not tested in production.

3. The maximum frequency is defined in *Figure 20*.

 When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0360 for a detailed description of Fm+ I/O configuration.



Symbol	Parameter	Conditions	Min Typ Max		Unit	
t <sub>CAL</sub> <sup>(2)(3)</sup>	Calibration time	f <sub>ADC</sub> = 14 MHz	5.9		μs	
		-	83		1/f <sub>ADC</sub>	
	ADC_DR register write latency	ADC clock = HSI14	1.5 ADC cycles + 2 f <sub>PCLK</sub> cycles	-	1.5 ADC cycles + 3 f <sub>PCLK</sub> cycles	-
W <sub>LATENCY</sub> <sup>(2)(4)</sup>		ADC clock = PCLK/2	-	4.5	-	f <sub>PCLK</sub> cycle
		ADC clock = PCLK/4	- 8.5		-	f <sub>PCLK</sub> cycle
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2 =$ 14 MHz	0.196			μs
		$f_{ADC} = f_{PCLK}/2$	5.5			1/f <sub>PCLK</sub>
t <sub>latr</sub> <sup>(2)</sup>		$f_{ADC} = f_{PCLK}/4 =$ 12 MHz	0.219			μs
		$f_{ADC} = f_{PCLK}/4$	10.5			1/f <sub>PCLK</sub>
		$f_{ADC} = f_{HSI14} = 14 \text{ MHz}$	0.188	-	0.259	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	$f_{ADC} = f_{HSI14}$	- 1 -		1/f <sub>HSI14</sub>	
t <sub>S</sub> <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 14 MHz	0.107	-	17.1	μs
		-	1.5	-	239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Stabilization time	-	14		1/f <sub>ADC</sub>	
t <sub>CONV</sub> <sup>(2)</sup>	Total conversion time	f <sub>ADC</sub> = 14 MHz, 12-bit resolution	1	-	18	μs
	(including sampling time)	12-bit resolution	14 to 252 (t <sub>S</sub> for sampling +12.5 for successive approximation)			1/f <sub>ADC</sub>

 Table 50. ADC characteristics (continued)

1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100  $\mu$ A on I<sub>DDA</sub> and 60  $\mu$ A on I<sub>DD</sub> should be taken into account.

2. Guaranteed by design, not tested in production.

3. Specified value includes only ADC timing. It does not include the latency of the register access.

4. This parameter specify latency for transfer of the conversion result to the ADC\_DR register. EOC flag is set at this time.

# Equation 1: $R_{AIN} max$ formula

$$R_{AIN} < \frac{r_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).



## **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

Symbol	millimeters			inches <sup>(1)</sup>				
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.		
k	0°	-	8°	0°	-	8°		
aaa	-	-	0.100	-	-	0.0039		

Table 62. TSSOP20 mechanical data (continued)

1. Values in inches are converted from mm and rounded to four decimal digits.



# Figure 37. TSSOP20 footprint

1. Dimensions are expressed in millimeters.

