



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	39
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f030c8t6tr

Contents

1	Intro	duction		8
2	Desc	ription		9
3	Fund	tional c	overview	12
	3.1	ARM®-	Cortex [®] -M0 core with embedded Flash and SRAM	12
	3.2	Memor	ies	12
	3.3	Boot m	nodes	12
	3.4	Cyclic	redundancy check calculation unit (CRC)	13
	3.5	Power	management	13
		3.5.1	Power supply schemes	13
		3.5.2	Power supply supervisors	13
		3.5.3	Voltage regulator	13
		3.5.4	Low-power modes	14
	3.6	Clocks	and startup	14
	3.7	Genera	al-purpose inputs/outputs (GPIOs)	15
	3.8	Direct i	memory access controller (DMA)	16
	3.9	Interru	pts and events	16
		3.9.1	Nested vectored interrupt controller (NVIC)	16
		3.9.2	Extended interrupt/event controller (EXTI)	16
	3.10	Analog	to digital converter (ADC)	17
		3.10.1	Temperature sensor	17
		3.10.2	Internal voltage reference (V _{REFINT})	17
	3.11	Timers	and watchdogs	18
		3.11.1	Advanced-control timer (TIM1)	
			General-purpose timers (TIM3, TIM1417)	
		3.11.3	Basic timers TIM6 and TIM7	
		3.11.4	Independent watchdog (IWDG)	
		3.11.5	System window watchdog (WWDG)	
		3.11.6	SysTick timer	
	3.12		me clock (RTC)	
	3.13		tegrated circuit interfaces (I ² C)	
	3.14	Univers	sal synchronous/asynchronous receiver/transmitter (USART)	21

STM32F030x4/x6/x8/xC List of tables

List of tables

Table 1.	Device summary	1
Table 2.	STM32F030x4/x6/x8/xC family device features and peripheral counts	
Table 3.	Temperature sensor calibration values	
Table 4.	Internal voltage reference calibration values	17
Table 5.	Timer feature comparison	18
Table 6.	Comparison of I2C analog and digital filters	21
Table 7.	STM32F030x4/x6/x8/xC I ² C implementation	21
Table 8.	STM32F0x0 USART implementation	22
Table 9.	STM32F030x4/x6/x8/xC SPI implementation	23
Table 10.	Legend/abbreviations used in the pinout table	27
Table 11.	STM32F030x4/6/8/C pin definitions	
Table 12.	Alternate functions selected through GPIOA_AFR registers for port A	
Table 13.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 14.	Alternate functions selected through GPIOC_AFR registers for port C	36
Table 15.	Alternate functions selected through GPIOD_AFR registers for port D	
Table 16.	Alternate functions selected through GPIOF_AFR registers for port F	
Table 17.	STM32F030x4/x6/x8/xC peripheral register boundary addresses	
Table 18.	Voltage characteristics	
Table 19.	Current characteristics	
Table 20.	Thermal characteristics	
Table 21.	General operating conditions	
Table 22.	Operating conditions at power-up / power-down	
Table 23.	Embedded reset and power control block characteristics	
Table 24.	Embedded internal reference voltage	
Table 25.	Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 V	
Table 26.	Typical and maximum current consumption from the V _{DDA} supply	
Table 27.	Typical and maximum consumption in Stop and Standby modes	48
Table 28.	Typical current consumption in Run mode, code with data processing running from Flash	49
Table 29.	Switching output I/O current consumption	
Table 30.	Low-power mode wakeup timings	
Table 31.	High-speed external user clock characteristics	
Table 32.	Low-speed external user clock characteristics	
Table 33.	HSE oscillator characteristics	
Table 34.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	54
Table 35.	HSI oscillator characteristics	
Table 36.	HSI14 oscillator characteristics	55
Table 37.	LSI oscillator characteristics	55
Table 38.	PLL characteristics	56
Table 39.	Flash memory characteristics	
Table 40.	Flash memory endurance and data retention	57
Table 41.	EMS characteristics	57
Table 42.	EMI characteristics	
Table 43.	ESD absolute maximum ratings	
Table 44.	Electrical sensitivities	
Table 45.	I/O current injection susceptibility	
Table 46.	I/O static characteristics	
Table 47.	Output voltage characteristics	63



STM32F030x4/x6/x8/xC Functional overview

3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{DD} = 2.4 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through VDD pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, Reset blocks, RCs and PLL. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be provided first.

For more details on how to connect power pins, refer to Figure 12: Power supply scheme.

3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.

In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

STM32F030x4/x6/x8/xC Functional overview

3.10 Analog to digital converter (ADC)

The 12-bit analog to digital converter has up to 16 external and two internal (temperature sensor, voltage reference measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (±5 °C), V _{DDA} = 3.3 V (±10 mV)	0x1FFF F7B8 - 0x1FFF F7B9

Table 3. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 4. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (±5 °C), V _{DDA} = 3.3 V (±10 mV)	0x1FFF F7BA - 0x1FFF F7BB

Table 8 gives an overview of features as implemented on the available USART interfaces. All USART interfaces can be served by the DMA controller.

Table 8. STM32F0x0 USART implementation⁽¹⁾

LICART mades/	STM32F030x4 STM32F030x6	STM32	F030x8	STM32F030xC			
USART modes/ features	USART1	USART1	USART2	USART1 USART2 USART3	USART4	USART5	USART6
Hardware flow control for modem	х	Х	Х	Х	Х	-	-
Continuous communication using DMA	Х	Х	Х	Х	Х	Х	Х
Multiprocessor communication	Х	Х	Х	Х	Х	Х	Х
Synchronous mode	Х	Х	Х	Х	Х	Х	-
Smartcard mode	-	-	-	-	-	-	-
Single-wire Half-duplex communication	Х	Х	Х	Х	Х	Х	Х
IrDA SIR ENDEC block	-	-	-	-	-	-	-
LIN mode	-	-	-	-	-	-	-
Dual clock domain and wakeup from Stop mode	-	-	-	-	-	-	-
Receiver timeout interrupt	х	Х	-	Х	-	-	-
Modbus communication	-	-	-	-	-	-	-
Auto baud rate detection (supported modes)	2	2	-	4	-	-	-
Driver Enable	Х	Х	Х	Х	Х	Х	Х
USART data length	8	and 9 bits		7, 8 and 9 bits			

^{1.} X = supported.

3.15 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

SPI1 and SPI2 are identical and implement the set of features shown in the following table.

4 Pinouts and pin descriptions

Figure 3. LQFP64 64-pin package pinout (top view), for STM32F030x4/6/8 devices





Figure 4. LQFP64 64-pin package pinout (top view), for STM32F030RC devices



47/

24/91 DocID024849 Rev 3

VDD VSS PB9 PB8 BOOT0 PB7 PB6 PB5 PB4 PB3 36 🖪 PF7 VDD 🗆 PC13 35 PF6 PC14-OSC32 IN 34 PA13 33 PA12 32 PA11 PC15-OSC32_OUT □ PF0-OSC_IN □5 31 PA10 PF1-OSC_OUT 6 LQFP48 NRST 🗆 7 30 PA9 29 PA8 VSSA □8 VDDA 📮 9 PAO 🗆 10 28 PB15 27 PB14 26 PB13 25 PB12 PÅ1 □11 PA2 🗖 12 ■ IO pins replaced by supply pairs for STM32F030CC devices. MSv36497V2

Figure 5. LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices






Table 11. STM32F030x4/6/8/C pin definitions (continued)

ı	Pin nur	mber				ø	-	Pin functions		
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
34	26	-	-	PB13	I/O	FT	-	SPI1_SCK ⁽²⁾ , SPI2_SCK ⁽³⁾⁽⁵⁾ , I2C2_SCL ⁽⁵⁾ , TIM1_CH1N, USART3_CTS ⁽⁵⁾	-	
35	27	-	-	PB14	I/O	FT	-	SPI1_MISO ⁽²⁾ , SPI2_MISO ⁽³⁾⁽⁵⁾ , I2C2_SDA ⁽⁵⁾ , TIM1_CH2N, TIM15_CH1 ⁽³⁾⁽⁵⁾ , USART3_RTS ⁽⁵⁾	-	
36	28	-	-	PB15	I/O	FT	-	SPI1_MOSI ⁽²⁾ , SPI2_MOSI ⁽³⁾⁽⁵⁾ , TIM1_CH3N, TIM15_CH1N ⁽³⁾⁽⁵⁾ , TIM15_CH2 ⁽³⁾⁽⁵⁾	RTC_REFIN, WKPU7 ⁽⁵⁾	
37	-	-	-	PC6	I/O	FT	-	TIM3_CH1	-	
38	-	-	-	PC7	I/O	FT	-	TIM3_CH2	-	
39	-	-	-	PC8	I/O	FT	-	TIM3_CH3	-	
40	-	-	-	PC9	I/O	FT	-	TIM3_CH4	-	
41	29	18	-	PA8	I/O	FT	-	USART1_CK, TIM1_CH1, EVENTOUT, MCO	-	
42	30	19	17	PA9	I/O	FT	-	USART1_TX, TIM1_CH2, TIM15_BKIN ⁽³⁾⁽⁵⁾ I2C1_SCL ⁽²⁾⁽⁵⁾	-	
43	31	20	18	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, TIM17_BKIN I2C1_SDA ⁽²⁾⁽⁵⁾	-	
44	32	21	-	PA11	I/O	FT	-	USART1_CTS, TIM1_CH4, EVENTOUT, I2C2_SCL ⁽⁵⁾	-	
45	33	22	-	PA12	I/O	FT	-	USART1_RTS, TIM1_ETR, EVENTOUT, I2C2_SDA ⁽⁵⁾	-	

30/91 DocID024849 Rev 3

Table 12. Alternate functions selected through GPIOA_AFR registers for port A

Pin name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PA0		USART1_CTS ⁽²⁾			USART4_TX ⁽¹⁾		
PAU	-	USART2_CTS ⁽¹⁾⁽³⁾	-	-	USART4_TX\	-	-
DA4	EVENTOUT.	USART1_RTS ⁽²⁾			USART4_RX ⁽¹⁾	TIMAS CLIANI(1)	
PA1	EVENTOUT	USART2_RTS ⁽¹⁾⁽³⁾	-	-	USART4_RX\''	TIM15_CH1N ⁽¹⁾	-
DAG	TIMAS CLIA(1)(3)	USART1_TX ⁽²⁾					
PA2	TIM15_CH1 ⁽¹⁾⁽³⁾	USART2_TX ⁽¹⁾⁽³⁾	-	-	-	-	-
DAG	TIM15_CH2 ⁽¹⁾⁽³⁾	USART1_RX ⁽²⁾					
PA3	TIMITO_CH2(/**)	USART2_RX ⁽¹⁾⁽³⁾	-	-	-	-	-
PA4	CDI4 NICC	USART1_CK ⁽²⁾	-		TIM14_CH1	USART6_TX ⁽¹⁾	
PA4	SPI1_NSS	USART2_CK ⁽¹⁾⁽³⁾		_	1110114_0111	USANTO_TX	-
PA5	SPI1_SCK	-	-	-	-	USART6_RX ⁽¹⁾	-
PA6	SPI1_MISO	TIM3_CH1	TIM1_BKIN	-	USART3_CTS ⁽¹⁾	TIM16_CH1	EVENTOUT
PA7	SPI1_MOSI	TIM3_CH2	TIM1_CH1N	-	TIM14_CH1	TIM17_CH1	EVENTOUT
PA8	MCO	USART1_CK	TIM1_CH1	EVENTOUT	-	-	-
PA9	TIM15_BKIN ⁽¹⁾⁽³⁾	USART1_TX	TIM1_CH2	-	I2C1_SCL ⁽¹⁾⁽²⁾	MCO ⁽¹⁾	-
PA10	TIM17_BKIN	USART1_RX	TIM1_CH3	-	I2C1_SDA ⁽¹⁾⁽²⁾	-	-
PA11	EVENTOUT	USART1_CTS	TIM1_CH4	-	-	SCL	-

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 18: Voltage characteristics*, *Table 19: Current characteristics* and *Table 20: Thermal characteristics* may cause permanent damage to the device. These are stress *ratings* only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 18. Voltage characteristics⁽¹⁾

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage	-0.3	4.0	V
V _{DDA} -V _{SS}	External analog supply voltage	-0.3	4.0	V
V _{DD} -V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
	Input voltage on FT and FTf pins	V _{SS} -0.3	V _{DDIOx} + 4.0 ⁽³⁾	V
V _{IN} ⁽²⁾	Input voltage on TTa pins	V _{SS} -0.3	4.0	V
VIN.	BOOT0	0	V _{DDIOx} + 4.0 ⁽³⁾	V
	Input voltage on any other pin	V _{SS} -0.3	4.0	V
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins	-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3.12: Electrical sensitivity characteristics		

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 19: Current characteristics* for the maximum allowed injected current values.

^{3.} V_{DDIOx} is internally connected with VDD pin.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
$V_{PDRhyst}$	PDR hysteresis	-	-	40	-	mV		
t _{RSTTEMPO} ⁽⁴⁾	Reset temporization	-	1.50	2.50	4.50	ms		

Table 23. Embedded reset and power control block characteristics (continued)

- 1. The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only V_{DD} .
- 2. The product behavior is guaranteed by design down to the minimum $V_{\mbox{POR}/\mbox{PDR}}$ value.
- 3. Data based on characterization results, not tested in production.
- 4. Guaranteed by design, not tested in production.

6.3.4 Embedded reference voltage

The parameters given in *Table 24* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 24. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40°C < T _A < +85°C	1.2	1.23	1.25	V
t _{START}	ADC_IN17 buffer startup time	-	-	-	10 ⁽¹⁾	μs
t _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	4 ⁽¹⁾	-	-	μs
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DDA} = 3 V	-	-	10 ⁽¹⁾	mV
T _{Coeff}	Temperature coefficient	-	-100 ⁽¹⁾	-	100 ⁽¹⁾	ppm/°C

^{1.} Guaranteed by design, not tested in production.

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in *Figure 15*.

Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V_{LSEL}	OSC32_IN input pin low level voltage	V _{SS}	ı	0.3 V _{DDIOx}	V
$\begin{matrix} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{matrix}$	OSC32_IN high or low time	450	1	1	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time	-	-	50	115

Table 32. Low-speed external user clock characteristics

1. Guaranteed by design, not tested in production.




Figure 15. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in Table 33. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions⁽¹⁾ Max⁽²⁾ Min⁽²⁾ Unit **Symbol Parameter** Typ Oscillator frequency 4 8 32 MHz fosc_in R_{F} Feedback resistor 200 $k\Omega$

Table 33. HSE oscillator characteristics

+5

Functional susceptibility **Symbol** Description Unit Negative **Positive** injection injection Injected current on BOOT0 and PF1 pins -0 NA Injected current on PA9, PB3, PB13, PF11 pins with induced -5 NA leakage current on adjacent pins less than 50 µA Injected current on PA11 and PA12 pins with induced -5 NA leakage current on adjacent pins less than -1 mA mΑ I_{INJ} Injected current on all other FT and FTf pins NA -5 Injected current on PB0 and PB1 pins -5 NA Injected current on PC0 pin -0 +5 Injected current on all other TTa, TC and RST pins -5

Table 45. I/O current injection susceptibility

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 46 are derived from tests performed under the conditions summarized in Table 21: General operating conditions. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Min Unit **Symbol Parameter Conditions** Max Тур TC and TTa I/O $0.3 V_{DDIOx} + 0.07^{(1)}$ 0.475 V_{DDIOx}-0.2⁽¹⁾ FT and FTf I/O Low level input V_{IL} ٧ BOOT0 $0.3 \, V_{DDIOx} - 0.3^{(1)}$ voltage All I/Os except 0.3 V_{DDIOx} BOOT0 pin TC and TTa I/O 0.445 V_{DDIOx}+0.398⁽¹⁾ FT and FTf I/O $0.5 V_{DDIOx} + 0.2^{(1)}$ -High level input V_{IH} ٧ 0.2 V_{DDIOx}+0.95⁽¹⁾ BOOT0 voltage All I/Os except 0.7 V_{DDIOx} BOOT0 pin TC and TTa I/O $200^{(1)}$ Schmitt trigger 100⁽¹⁾ V_{hys} FT and FTf I/O mV hysteresis $300^{(1)}$ BOOT0

Table 46. I/O static characteristics




Figure 20. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 V _{DD} +0.07 ⁽¹⁾	V	
V _{IH(NRST)}	NRST input high level voltage	-	0.445 V _{DD} +0.398 ⁽¹⁾	-	-	ľ	
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV	
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ	
V _{F(NRST)}	NRST input filtered pulse	-	-	-	100 ⁽¹⁾	ns	
V _{NF(NRST)}	NRST input not filtered pulse	2.7 < V _{DD} < 3.6	300 ⁽³⁾	-	-		
		2.4 < V _{DD} < 3.6	500 ⁽³⁾	-	-	ns	

Table 49. NRST pin characteristics

^{1.} Data based on design simulation only. Not tested in production.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

^{3.} Data based on design simulation only. Not tested in production.




Figure 21. Recommended NRST pin protection

- 1. The external capacitor protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 49: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.

6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 50* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 21: General operating conditions*.

Note:

It is recommended to perform a calibration after each power-up.

Table 50. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for ADC ON	-	2.4	-	3.6	V
I _{DDA (ADC)}	Current consumption of the ADC ⁽¹⁾	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	-	0.9	-	mA
f _{ADC}	ADC clock frequency	-	0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate	-	0.05	-	1	MHz
f _{TRIG} (2)	External trigger frequency	f _{ADC} = 14 MHz	-	-	823	kHz
'TRIG` '		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range	-	0	-	V _{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1 and Table 51 for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF





Figure 22. ADC accuracy characteristics





- Refer to Table 50: ADC characteristics for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 12: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.




Figure 26. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 32. LQFP48 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.



7.3 LQFP32 package information

LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package

SEATING PLANE С 0.25 mm GAUGE PLANE CCC С D A D1 D3 16 \blacksquare ₩-E3 П \blacksquare ╨ ₩ <u>e</u> 5V_ME_V2

Figure 33. LQFP32 outline

1. Drawing is not to scale.

Table 61. LQFP32 mechanical data

Symbol	millimeters			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

