



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	39
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f030cct6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.10 Analog to digital converter (ADC)

The 12-bit analog to digital converter has up to 16 external and two internal (temperature sensor, voltage reference measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage $\mathsf{V}_{\mathsf{SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (\pm 5 °C), V _{DDA} = 3.3 V (\pm 10 mV)	0x1FFF F7B8 - 0x1FFF F7B9

Table 3. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 4.	Internal	voltage	reference	calibration values
----------	----------	---------	-----------	--------------------

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (\pm 5 °C), V _{DDA} = 3.3 V (\pm 10 mV)	0x1FFF F7BA - 0x1FFF F7BB



3.11 Timers and watchdogs

The STM32F030x4/x6/x8/xC devices include up to five general-purpose timers, two basic timers and one advanced control timer.

Table 5 compares the features of the different timers.

Timer type			Complementary outputs				
Advanced control	TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	3
General purpose	TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	-
	TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	-
	TIM15 ⁽¹⁾	16-bit	Up	Any integer between 1 and 65536	Yes	2	-
	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, ⁽¹⁾ TIM7 ⁽²⁾	16-bit	Up	Any integer between 1 and 65536	Yes	0	-

1. Available on STM32F030x8 and STM32F030xC devices only.

2. Available on STM32F030xC devices only

3.11.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.



SPI features	SPI1	SPI2 ⁽²⁾				
Hardware CRC calculation	Х	Х				
Rx/Tx FIFO	Х	Х				
NSS pulse mode	Х	Х				
TI mode	Х	Х				

Table 9. STM32F030x4/x6/x8/xC SPI implementation⁽¹⁾

1. X = supported.


2. Not available on STM32F030x4/6.

3.16 Serial wire debug port (SW-DP)


An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



4 Pinouts and pin descriptions







DocID024849 Rev 3








Figure 5. LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices







Na	me	Abbreviation Definition			
Pin r	name	specified in brackets below the pin name, the pin function during and ame as the actual pin name			
		S	Supply pin		
Pin	type	I	Input only pin		
		I/O	Input / output pin		
		FT	5 V tolerant I/O		
		FTf 5 V tolerant I/O, FM+ capable			
I/O otr	ucture	TTa	3.3 V tolerant I/O directly connected to ADC		
i/O su	ucture	TC	Standard 3.3 V I/O		
		В	Dedicated BOOT0 pin		
		RST	Bidirectional reset pin with embedded weak pull-up resistor		
No	Notes U		specified by a note, all I/Os are set as floating inputs during and after		
Pin	Alternate functions	Functions selected	d through GPIOx_AFR registers		
functions	Additional functions	Functions directly	selected/enabled through peripheral registers		

Table 11. STM32F030x4/6/8/C pin definitions

F	Pin nui	mber				ø		Pin functions	
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
1	1	-	-	VDD	S	-	-	Complementary	power supply
2	2	-	-	PC13	I/O	тс	(1)	-	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2
3	3	-	-	PC14-OSC32_IN (PC14)	I/O	тс	(1)	-	OSC32_IN
4	4	-	-	PC15-OSC32_OUT (PC15)	I/O	тс	(1)	-	OSC32_OUT
5	5	2	2	PF0-OSC_IN (PF0)	I/O	FT	-	I2C1_SDA ⁽⁵⁾	OSC_IN
6	6	3	3	PF1-OSC_OUT (PF1)	I/O	FT	-	I2C1_SCL ⁽⁵⁾	OSC_OUT
7	7	4	4	NRST	I/O	RST	-	Device reset input / i (active	-



Bus	Boundary address	Size	Peripheral
-	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved
	0x4000 7400 - 0x4000 7FFF	3 KB	Reserved
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 5C00 - 0x4000 6FFF	5 KB	Reserved
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2 ⁽¹⁾
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5000 - 0x4000 53FF	1 KB	USART5 ⁽²⁾
	0x4000 4C00 - 0x4000 4FFF	1 KB	USART4 ⁽²⁾
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3 ⁽²⁾
	0x4000 4400 - 0x4000 47FF	1 KB	USART2 ⁽¹⁾
	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2 ⁽¹⁾
APB	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 1800 - 0x4000 1FFF	2 KB	Reserved
	0x4000 1400 - 0x4000 17FF	1 KB	TIM7 ⁽²⁾
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6 ⁽¹⁾
	0x4000 0800 - 0x4000 0FFF	2 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	ТІМЗ
	0x4000 0000 - 0x4000 03FF	1 KB	Reserved

Table 17. STM32F030x4/x6/x8/xC peripheral register boundary addresses (continued)

1. This feature is available on STM32F030x8 and STM32F030xC devices only. For STM32F030x6 and STM32F060x4, the area is Reserved.

2. This feature is available on STM32F030xC devices only. This area is reserved for STM32F030x4/6/8 devices.



Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD power lines (source) ⁽¹⁾	120	
ΣI_{VSS}	Total current out of sum of all VSS ground lines (sink) ⁽¹⁾	-120	
I _{VDD(PIN)}	Maximum current into each VDD power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each VSS ground pin (sink) ⁽¹⁾	-100	
I	Output current sunk by any I/O and control pin	25	
I _{IO(PIN)}	Output current source by any I/O and control pin	-25	mA
ΣL	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	80	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control $pins^{(2)}$	-80	
	Injected current on FT and FTf pins	-5/+0 ⁽⁴⁾	
I _{INJ(PIN)} ⁽³⁾	Injected current on TC and RST pin	± 5	
	Injected current on TTa pins ⁽⁵⁾	± 5	1
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	1

Table 19. Current characteristics

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.

A positive injection is induced by V_{IN} > V_{DDIOx} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.

4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

On these I/Os, a positive injection is induced by V_{IN} > V_{DDA}. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 52: ADC accuracy*.

6. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	T _{STG} Storage temperature range		°C
TJ	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 21.	General	operating	conditions
-----------	---------	-----------	------------

Symbol	Parameter	Conditions	Min	Мах	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	48	MHz	
f _{PCLK}	Internal APB clock frequency	-	0	48	IVIHZ	
V _{DD}	Standard operating voltage	-	2.4	3.6	V	



Symbol	Parameter	Conditions	Typ @Vdd = Vdda	Max	Unit			
		= 3						
t _{WUSTOP}	Wakeup from Stop mode	Regulator in run mode	2.8	5				
t _{WUSTANDBY}	Wakeup from Standby mode	-	51	-	μs			
t _{WUSLEEP}	Wakeup from Sleep mode	-	4 SYSCLK cycles	-	F -			

Table 30. Low-power mode wakeup timings

6.3.7 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in Figure 14: High-speed external clock source AC timing diagram.

Symbol	Parameter ⁽¹⁾	Min	Тур	Мах	Unit			
f _{HSE_ext}	User external clock source frequency	1	8	32	MHz			
V _{HSEH}	OSC_IN input pin high level voltage	$0.7 V_{\text{DDIOx}}$	-	V _{DDIOx}	V			
V _{HSEL}	OSC_IN input pin low level voltage	V _{SS}	-	0.3 V _{DDIOx}	v			
t _{w(HSEH)} t _{w(HSEL)}	OSC_IN high or low time	15	-	-	ns			
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time	-	-	20	115			

Table 31. High-speed external user clock characteristics

1. Guaranteed by design, not tested in production.




Figure 14. High-speed external clock source AC timing diagram



obtained with typical external components specified in *Table 34*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
		low drive capability	-	0.5	0.9	
	LSE current	medium-low drive capability	-	-	1	
I _{DD}	consumption	medium-high drive capability	-	-	1.3	μA
		high drive capability	-	-	1.6	
		low drive capability	5	-	-	
~	Oscillator	medium-low drive capability	8	-	-	
9 _m	transconductance	medium-high drive capability	15	-	-	µA/V
		high drive capability	25	-	-	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DDIOx} is stabilized	-	2	-	S

Table 34. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)

1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

2. Guaranteed by design, not tested in production.

 t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 17. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		TC, FT and FTf I/O TTa in digital mode V _{SS} ≤ V _{IN} ≤ V _{DDIOx}	-	-	±0.1	
Input leakage current ⁽²⁾	Input leakage	TTa in digital mode V _{DDIOx} ≤ V _{IN} ≤ V _{DDA}	-	-	1	μA
	TTa in analog mode $V_{SS} \leq V_{IN} \leq V_{DDA}$	-	-	±0.2		
		FT and FTf I/O $^{(3)}$ $V_{DDIOx} \leq V_{IN} \leq 5$ V	-	-	10	
R _{PU}	Weak pull-up equivalent resistor (4)	$V_{IN} = V_{SS}$	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁴⁾	V _{IN} = V _{DDIOx}	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

Table 46. I/O static characteristics (continued)

1. Data based on design simulation only. Not tested in production.

2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to *Table 45: I/O current injection susceptibility.*

3. To sustain a voltage higher than V_{DDIOx} + 0.3 V, the internal pull-up/pull-down resistors must be disabled.

4. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 18* for standard I/Os, and in *Figure 19* for 5 V tolerant I/Os. The following curves are design simulation results, not tested in production.







Figure 18. TC and TTa I/O input characteristics

Figure 19. Five volt tolerant (FT and FTf) I/O input characteristics





DocID024849 Rev 3

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DDIOx}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 18: Voltage characteristics*).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level voltage for an I/O pin	I _{IO} = 8 mA	-	0.4	V
V _{OH}	Output high level voltage for an I/O pin	V _{DDIOx} ≥2.7 V	V _{DDIOx} -0.4	-	v
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA	-	1.3	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	$V_{DDIOx} \ge 2.7 V$	V _{DDIOx} -1.3	-	v
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	ll _ 6 m 4	-	0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	I _{IO} = 6 mA	V _{DDIOx} -0.4	-	v
V _{OLFm+} ⁽²⁾	Output low level voltage for an FTf I/O pin in Fm+ mode	$ I_{IO} = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	V
		I _{IO} = 10 mA	-	0.4	V

Table 47. Output voltage characteristics⁽¹⁾

1. The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 18: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO} .

2. Data based on characterization results. Not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 20* and *Table 48*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.



OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	2	MHz
x0	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$	-	125	ns
	t _{r(IO)out}	Output rise time		-	125	115
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	10	MHz
01	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$	-	25	20
	t _{r(IO)out}	Output rise time		-	25	ns
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	50	
	f _{max(IO)out}	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	30	MHz
			$C_L = 50 \text{ pF}, 2.4 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	20	
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5	
11	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	8	
			C_L = 50 pF, 2.4 V \leq V _{DDIOx} < 2.7 V	-	12	
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5	ns
	t _{r(IO)out}	Output rise time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	8	
			C_L = 50 pF, 2.4 V \leq V _{DDIOx} < 2.7 V	-	12	12
Fm+	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	2	MHz
configuration	t _{f(IO)out}	Output fall time	C _L = 50 pF, V _{DDIOx} ≥ 2.4 V		12	
(4)	t _{r(IO)out}	Output rise time		-	34	ns
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10	-	ns

Table 48. I/O AC characteristics⁽¹⁾⁽²⁾

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0360 reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design, not tested in production.

3. The maximum frequency is defined in *Figure 20*.

 When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0360 for a detailed description of Fm+ I/O configuration.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
(2)(3)	Colibration time	f _{ADC} = 14 MHz	5.9			μs
t _{CAL} ⁽²⁾⁽³⁾	Calibration time	-		83		1/f _{ADC}
		ADC clock = HSI14	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
W _{LATENCY} ⁽²⁾⁽⁴⁾	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 =$ 14 MHz	0.196			μs
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2$	5.5			1/f _{PCLK}
t _{latr} (2)		f _{ADC} = f _{PCLK} /4 = 12 MHz	0.219			μs
		$f_{ADC} = f_{PCLK}/4$	10.5			1/f _{PCLK}
		f _{ADC} = f _{HSI14} = 14 MHz	0.188	-	0.259	μs
Jitter _{ADC}	ADC jitter on trigger conversion	$f_{ADC} = f_{HSI14}$	-	1	-	1/f _{HSI14}
ts ⁽²⁾	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
LS.	Sampling time	-	1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Stabilization time	-	14		1/f _{ADC}	
t(2)	Total conversion time	f _{ADC} = 14 MHz, 12-bit resolution	1	-	18	μs
t _{CONV} ⁽²⁾	(including sampling time)	12-bit resolution	14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

 Table 50. ADC characteristics (continued)

1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μ A on I_{DDA} and 60 μ A on I_{DD} should be taken into account.

2. Guaranteed by design, not tested in production.

3. Specified value includes only ADC timing. It does not include the latency of the register access.

4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

Equation 1: $R_{AIN} max$ formula

$$R_{AIN} < \frac{r_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).



6.3.17 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₃₀	Voltage at 30 °C (±5 °C) ⁽²⁾	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	ADC_IN16 buffer startup time	-	-	10	μs
t _{S_temp} ⁽¹⁾	ADC complianting time when reading the		-	-	μs

Table 53. TS characteristics

1. Guaranteed by design, not tested in production.

2. Measured at V_{DDA} = 3.3 V ± 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to *Table 3: Temperature sensor calibration values*.

6.3.18 Timer characteristics


The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t (THE)	Timer resolution	-	-	1	-	t _{TIMxCLK}
t _{res(TIM)}		f _{TIMxCLK} = 48 MHz	-	20.8	-	ns
f	Timer external clock	-	-	f _{TIMxCLK} /2	-	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 48 MHz	-	24	-	MHz
	16-bit timer maximum	-	-	2 ¹⁶	-	t _{TIMxCLK}
two count	period	f _{TIMxCLK} = 48 MHz	-	1365	-	μs
t _{MAX_COUNT}	32-bit timer maximum	-	-	2 ³²	-	t _{TIMxCLK}
	period	f _{TIMxCLK} = 48 MHz	-	89.48	-	S

Table 54. TIMx characteristics










1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$




Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



7.5 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 21: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J max = T_A max + (P_D max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

 $\mathsf{P}_{\mathsf{I}\!/\!\mathsf{O}}$ max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma \; ((\mathsf{V}_{\mathsf{DD}} \cdot \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit	
	Thermal resistance junction-ambient LQFP64 - 10 mm x 10 mm	44	°C/W	
Θj	Thermal resistance junction-ambient LQFP48 - 7 mm x 7 mm	55		
	Thermal resistance junction-ambient LQFP32 - 7 mm x 7 mm	56		
	Thermal resistance junction-ambient TSSOP20 - 6.5 mm x 6.4 mm	76		

Table 63. Package thermal characteristics

7.5.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org



8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

Example:	STM32	F	030	C	6	T	6
Device family							
STM32 = ARM-based 32-bit microcontroller							
Product type							
F = General-purpose							
Sub-family							
030 = STM32F030xx							
Pin count							
F = 20 pins							
K = 32 pins							
C = 48 pins							
R = 64 pins							
Code size							
4 = 16 Kbyte of Flash memory							
6 = 32 Kbyte of Flash memory							
8 = 64 Kbyte of Flash memory							
C = 256 Kbyte of Flash memory							
Package							
P = TSSOP							
T = LQFP							
Temperature range							
6 = -40 to 85 °C							1

xxx = programmed parts TR = tape and reel

