



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	15
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f030f4p6tr

STM32F030x4/x6/x8/xC List of tables

# List of tables

Table 1.	Device summary	1
Table 2.	STM32F030x4/x6/x8/xC family device features and peripheral counts	
Table 3.	Temperature sensor calibration values	
Table 4.	Internal voltage reference calibration values	17
Table 5.	Timer feature comparison	18
Table 6.	Comparison of I2C analog and digital filters	21
Table 7.	STM32F030x4/x6/x8/xC I <sup>2</sup> C implementation	21
Table 8.	STM32F0x0 USART implementation	22
Table 9.	STM32F030x4/x6/x8/xC SPI implementation	23
Table 10.	Legend/abbreviations used in the pinout table	27
Table 11.	STM32F030x4/6/8/C pin definitions	
Table 12.	Alternate functions selected through GPIOA_AFR registers for port A	
Table 13.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 14.	Alternate functions selected through GPIOC_AFR registers for port C	36
Table 15.	Alternate functions selected through GPIOD_AFR registers for port D	
Table 16.	Alternate functions selected through GPIOF_AFR registers for port F	
Table 17.	STM32F030x4/x6/x8/xC peripheral register boundary addresses	
Table 18.	Voltage characteristics	
Table 19.	Current characteristics	
Table 20.	Thermal characteristics	
Table 21.	General operating conditions	
Table 22.	Operating conditions at power-up / power-down	
Table 23.	Embedded reset and power control block characteristics	
Table 24.	Embedded internal reference voltage	
Table 25.	Typical and maximum current consumption from $V_{DD}$ supply at $V_{DD}$ = 3.6 V	
Table 26.	Typical and maximum current consumption from the V <sub>DDA</sub> supply	
Table 27.	Typical and maximum consumption in Stop and Standby modes	48
Table 28.	Typical current consumption in Run mode, code with data processing running from Flash	49
Table 29.	Switching output I/O current consumption	
Table 30.	Low-power mode wakeup timings	
Table 31.	High-speed external user clock characteristics	
Table 32.	Low-speed external user clock characteristics	
Table 33.	HSE oscillator characteristics	
Table 34.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	54
Table 35.	HSI oscillator characteristics	
Table 36.	HSI14 oscillator characteristics	55
Table 37.	LSI oscillator characteristics	55
Table 38.	PLL characteristics	56
Table 39.	Flash memory characteristics	
Table 40.	Flash memory endurance and data retention	57
Table 41.	EMS characteristics	57
Table 42.	EMI characteristics	
Table 43.	ESD absolute maximum ratings	
Table 44.	Electrical sensitivities	
Table 45.	I/O current injection susceptibility	
Table 46.	I/O static characteristics	
Table 47.	Output voltage characteristics	63



STM32F030x4/x6/x8/xC List of figures

# List of figures

Figure 1.	Block diagram	11
Figure 2.	Clock tree	
Figure 3.	LQFP64 64-pin package pinout (top view), for STM32F030x4/6/8 devices	24
Figure 4.	LQFP64 64-pin package pinout (top view), for STM32F030RC devices	24
Figure 5.	LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices	25
Figure 6.	LQFP48 48-pin package pinout (top view), for STM32F030CC devices	25
Figure 7.	LQFP32 32-pin package pinout (top view)	
Figure 8.	TSSOP20 20-pin package pinout (top view)	26
Figure 9.	STM32F030x4/x6/x8/xC memory map	37
Figure 10.	Pin loading conditions	40
Figure 11.	Pin input voltage	40
Figure 12.	Power supply scheme	41
Figure 13.	Current consumption measurement scheme	41
Figure 14.	High-speed external clock source AC timing diagram	51
Figure 15.	Low-speed external clock source AC timing diagram	52
Figure 16.	Typical application with an 8 MHz crystal	
Figure 17.	Typical application with a 32.768 kHz crystal	54
Figure 18.	TC and TTa I/O input characteristics	62
Figure 19.	Five volt tolerant (FT and FTf) I/O input characteristics	62
Figure 20.	I/O AC characteristics definition	
Figure 21.	Recommended NRST pin protection	66
Figure 22.	ADC accuracy characteristics	
Figure 23.	Typical connection diagram using the ADC	
Figure 24.	SPI timing diagram - slave mode and CPHA = 0	
Figure 25.	SPI timing diagram - slave mode and CPHA = 1	
Figure 26.	SPI timing diagram - master mode	
Figure 27.	LQFP64 outline	
Figure 28.	LQFP64 recommended footprint	
Figure 29.	LQFP64 marking example (package top view)	77
Figure 30.	LQFP48 outline	
Figure 31.	LQFP48 recommended footprint	
Figure 32.	LQFP48 marking example (package top view)	80
Figure 33.	LQFP32 outline	
Figure 34.	LQFP32 recommended footprint	
Figure 35.	LQFP32 marking example (package top view)	
Figure 36.	TSSOP20 outline	84
Figure 37.	TSSOP20 footprint	
Figure 38.	TSSOP20 marking example (package top view)	86



# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F030x4/x6/x8/xC microcontrollers.

This document should be read in conjunction with the STM32F0x0xx reference manual (RM0360). The reference manual is available from the STMicroelectronics website <a href="https://www.st.com">www.st.com</a>.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core, please refer to the Cortex<sup>®</sup>-M0 Technical Reference Manual, available from the www.arm.com website.





Table 2. STM32F030x4/x6/x8/xC family device features and peripheral counts

Peripheral		STM32 F030F4	STM32 F030K6	STM32 F030C6	STM32 F030C8	STM32 F030CC	STM32 F030R8	STM32 F030RC	
Flash (Kbytes)		16	32	32	64	256	64	256	
SRAM (Kby	rtes)		4		8	32	8	32	
	Advanced control				1 (16-bit)				
Timers	General purpose		4 (16-bit) <sup>(1)</sup>		5 (16-bit)				
	Basic		-		1 (16-bit) <sup>(2)</sup>	2 (16-bit)	1 (16-bit) <sup>(2)</sup>	2 (16-bit)	
	SPI	1 <sup>(3)</sup>			2				
Comm. interfaces	I <sup>2</sup> C		1 <sup>(4)</sup>			2			
Intoriacco	USART	1 <sup>(5)</sup>			2 <sup>(6)</sup>	6	2 <sup>(6)</sup>	6	
12-bit ADC (number of channels)		1 (9 ext. +2 int.)	1 (10 ext. +2 int.)	1 (10 ext. +2 int.)	1 (10 ext. +2 int.)	1 (10 ext. +2 int.)	1 (16 ext. +2 int.)	1 (16 ext. +2 int.)	
GPIOs		15	26	39	39	37	55	51	
Max. CPU frequency		48 MHz							
Operating v	roltage	2.4 to 3.6 V							
Operating t	emperature	Ambient operating temperature: -40°C to 85°C  Junction temperature: -40°C to 105°C							
Packages		TSSOP20	LQFP32		LQFP48		LQF	P64	

<sup>1.</sup> TIM15 is not present.

<sup>2.</sup> TIM7 is not present.

<sup>3.</sup> SPI2 is not present.

<sup>4.</sup> I2C2 is not present.

<sup>5.</sup> USART2 to USART6 are not present.

<sup>6.</sup> USART3 to USART6 are not present

STM32F030x4/x6/x8/xC Functional overview




Figure 2. Clock tree

- 1. Applies to STM32F030x4/x6/xC devices.
- 2. Applies to STM32F030x8/xC devices.
- 3. Applies to STM32F030xC devices.

# 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

## 3.11 Timers and watchdogs

The STM32F030x4/x6/x8/xC devices include up to five general-purpose timers, two basic timers and one advanced control timer.

*Table 5* compares the features of the different timers.

Counter Counter **Prescaler DMA** request Capture/compare Complementary **Timer Timer** resolution factor generation channels outputs type type Up, Any integer Advanced between 1 TIM1 16-bit 4 3 down, Yes control up/down and 65536 Any integer Up, TIM3 16-bit down. between 1 Yes 4 up/down and 65536 Any integer TIM14 16-bit Up between 1 No 1 and 65536 General purpose Any integer TIM15<sup>(1)</sup> 16-bit Up between 1 Yes 2 and 65536 Any integer TIM16, 16-bit Up between 1 Yes 1 TIM17 and 65536 Any integer

between 1

and 65536

Table 5. Timer feature comparison

16-bit

Up

TIM6,<sup>(1)</sup>

TIM7<sup>(2)</sup>

Basic

### 3.11.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

Yes

0

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

18/91 DocID024849 Rev 3

<sup>1.</sup> Available on STM32F030x8 and STM32F030xC devices only.

<sup>2.</sup> Available on STM32F030xC devices only

STM32F030x4/x6/x8/xC Functional overview

Table 9. STM32F030x4/x6/x8/xC SPI implementation<sup>(1)</sup>

SPI features	SPI1	SPI2 <sup>(2)</sup>
Hardware CRC calculation	X	X
Rx/Tx FIFO	X	Х
NSS pulse mode	X	Х
TI mode	Х	Х

<sup>1.</sup> X = supported.

# 3.16 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

<sup>2.</sup> Not available on STM32F030x4/6.

Table 11. STM32F030x4/6/8/C pin definitions (continued)

F	Pin nur	nber				4)		Pin fun	ctions
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
46	34	23	19	PA13 (SWDIO)	I/O	FT	(7)	IR_OUT, SWDIO	-
47 <sup>(4)</sup>	35 <sup>(4)</sup>	-	-	PF6	I/O	FT	(4)	I2C1_SCL <sup>(2)</sup> , I2C2_SCL <sup>(3)</sup>	-
47 <sup>(5)</sup>	35 <sup>(5)</sup>	-	-	VSS	S	-	(5)	Grou	und
48 <sup>(4)</sup>	36 <sup>(4)</sup>	1	1	PF7	I/O	FT	(4)	I2C1_SDA <sup>(2)</sup> , I2C2_SDA <sup>(3)</sup>	-
48 <sup>(5)</sup>	36 <sup>(5)</sup>	1	1	VDD	s	-	(5)	Complementary	power supply
49	37	24	20	PA14 (SWCLK)	I/O	FT	(7)	USART1_TX <sup>(2)</sup> , USART2_TX <sup>(3)(5)</sup> , SWCLK	-
50	38	25	1	PA15	I/O	FT	-	SPI1_NSS, USART1_RX <sup>(2)</sup> , USART2_RX <sup>(3)(5)</sup> , USART4_RTS <sup>(5)</sup> , EVENTOUT	-
51	-	1	-	PC10	I/O	FT	-	USART3_TX <sup>(5)</sup> , USART4_TX <sup>(5)</sup>	-
52	-	-	-	PC11	I/O	FT	-	USART3_RX <sup>(5)</sup> , USART4_RX <sup>(5)</sup>	-
53	-	1		PC12	I/O	FT	-	USART3_CK <sup>(5)</sup> , USART4_CK <sup>(5)</sup> , USART5_TX <sup>(5)</sup>	-
54	-	-	-	PD2	I/O	FT	-	TIM3_ETR, USART3_RTS <sup>(5)</sup> , USART5_RX <sup>(5)</sup>	-
55	39	26	-	PB3	I/O	FT	-	SPI1_SCK, EVENTOUT, USART5_TX <sup>(5)</sup>	-
56	40	27	-	PB4	I/O	FT	-	SPI1_MISO, TIM3_CH1, EVENTOUT, TIM17_BKIN <sup>(5)</sup> , USART5_RX <sup>(5)</sup>	-
57	41	28	-	PB5	I/O	FT	-	SPI1_MOSI, I2C1_SMBA, TIM16_BKIN, TIM3_CH2, USART5_CK_RTS <sup>(5)</sup>	WKPU6 <sup>(5)</sup>



### 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3σ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3.3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean ±2σ).

## 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 11.



5//

Unit **Symbol Ratings** Max. Total current into sum of all VDD power lines (source)<sup>(1)</sup> 120  $\Sigma I_{VDD}$ Total current out of sum of all VSS ground lines (sink)(1) -120  $\Sigma I_{VSS}$ Maximum current into each VDD power pin (source)<sup>(1)</sup> 100 I<sub>VDD(PIN)</sub> Maximum current out of each VSS ground pin (sink)(1) -100 I<sub>VSS(PIN)</sub> Output current sunk by any I/O and control pin 25 I<sub>IO(PIN)</sub> Output current source by any I/O and control pin -25 mΑ Total output current sunk by sum of all I/Os and control pins (2) 80  $\Sigma I_{IO(PIN)}$ Total output current sourced by sum of all I/Os and control pins (2) -80 -5/+0<sup>(4)</sup> Injected current on FT and FTf pins I<sub>INJ(PIN)</sub>(3) Injected current on TC and RST pin ± 5 Injected current on TTa pins<sup>(5)</sup> ± 5 Total injected current (sum of all I/O and control pins)<sup>(6)</sup>  $\Sigma I_{INJ(PIN)}$ ± 25

**Table 19. Current characteristics** 

- All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the
  permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. A positive injection is induced by V<sub>IN</sub> > V<sub>DDIOx</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum
- On these I/Os, a positive injection is induced by V<sub>IN</sub> > V<sub>DDA</sub>. Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below *Table 52: ADC accuracy*.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 20. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 6.3 Operating conditions

### 6.3.1 General operating conditions

Table 21. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	48	MHz
f <sub>PCLK</sub>	Internal APB clock frequency	-	0	48	IVII IZ
V <sub>DD</sub>	Standard operating voltage	-	2.4	3.6	V



Table 27. Typical and maximum consumption in Stop and Standby modes

Symbol	Parameter	Cor	Conditions		Max <sup>(1)</sup>	Unit
				3.6 V	T <sub>A</sub> = 85 °C	
	Supply current in	Regulator in run mode	, all oscillators OFF	19	48	
I <sub>DD</sub>	Stop mode	Regulator in low-powe	r mode, all oscillators OFF	5	32	
	Supply current in Standby mode	LSI ON and IWDG ON		2	-	
	Supply current in Stop mode		Regulator in run or low- power mode, all oscillators OFF	2.9	3.5	
	Supply current in Standby mode	V <sub>DDA</sub> monitoring ON	LSI ON and IWDG ON	3.3	-	μΑ
			LSI OFF and IWDG OFF	2.8	3.5	
I <sub>DDA</sub>	Supply current in Stop mode		Regulator in run or low- power mode, all oscillators OFF	1.7	-	
	Supply current in		LSI ON and IWDG ON	2.3	-	
	Standby mode		LSI OFF and IWDG OFF	1.4	-	

<sup>1.</sup> Data based on characterization results, not tested in production unless otherwise specified.

### **Typical current consumption**

The MCU is placed under the following conditions:

- $V_{DD} = V_{DDA} = 3.3 \text{ V}$
- All I/O pins are in analog input configuration
- The Flash access time is adjusted to f<sub>HCLK</sub> frequency:
  - 0 wait state and Prefetch OFF from 0 to 24 MHz
  - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f<sub>PCLK</sub> = f<sub>HCLK</sub>
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in *Figure 15*.

Symbol	Parameter <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency	-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage	0.7 V <sub>DDIOx</sub>	-	$V_{DDIOx}$	V
$V_{LSEL}$	OSC32_IN input pin low level voltage	V <sub>SS</sub>	ı	0.3 V <sub>DDIOx</sub>	V
$\begin{array}{c} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{array}$	OSC32_IN high or low time	450	ı	1	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time	-	-	50	115

Table 32. Low-speed external user clock characteristics

1. Guaranteed by design, not tested in production.




Figure 15. Low-speed external clock source AC timing diagram

### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in Table 33. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions<sup>(1)</sup> Max<sup>(2)</sup> Min<sup>(2)</sup> Unit **Symbol Parameter** Typ Oscillator frequency 4 8 32 MHz fosc\_in  $R_F$ Feedback resistor 200  $k\Omega$ 

Table 33. HSE oscillator characteristics

2

s

obtained with typical external components specified in *Table 34*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 34. LSE oscillator characteristics (f<sub>LSE</sub> = 32.768 kHz)

Conditions<sup>(1)</sup> Min<sup>(2)</sup> Max<sup>(2)</sup> **Symbol Parameter** Typ Unit low drive capability 0.5 0.9 medium-low drive capability 1 LSE current  $I_{DD}$ μΑ consumption medium-high drive capability 1.3 high drive capability 1.6 5 low drive capability 8 medium-low drive capability Oscillator μA/V  $g_{\mathsf{m}}$ transconductance medium-high drive capability 15 high drive capability 25 \_

V<sub>DDIOx</sub> is stabilized

Startup time

t<sub>SU(LSE)</sub>(3)

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 17. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

5/

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

<sup>2.</sup> Guaranteed by design, not tested in production.

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V<sub>DDIOx</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see Table 18: Voltage characteristics).

#### Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Table 47. Output voltage characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}$	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA	-	0.4	V
$V_{OH}$	Output high level voltage for an I/O pin	$V_{\rm DDIOx} \ge 2.7 \text{ V}$	V <sub>DDIOx</sub> -0.4	-	V
V <sub>OL</sub> <sup>(2)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA	-	1.3	V
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin	$V_{DDIOx} \ge 2.7 \text{ V}$	V <sub>DDIOx</sub> -1.3	-	v
V <sub>OL</sub> <sup>(2)</sup>	Output low level voltage for an I/O pin	II . I = 6 m /\	-	0.4	V
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin	$ I_{IO}  = 6 \text{ mA}$	V <sub>DDIOx</sub> -0.4	-	V
V <sub>OLFm+</sub> <sup>(2)</sup>	Output low level voltage for an FTf I/O pin in Fm+ mode	$ I_{IO}  = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	٧
	FIIIT Mode	I <sub>IO</sub>   = 10 mA	-	0.4	V

The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 18:* Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 20* and *Table 48*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

<sup>2.</sup> Data based on characterization results. Not tested in production.




Figure 26. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ 

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 29. LQFP64 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 32. LQFP48 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.



0.0039

CCC

inches<sup>(1)</sup> millimeters **Symbol** Min Тур Max Min Тур Max b 0.300 0.370 0.450 0.0118 0.0146 0.0177 0.090 0.200 0.0035 -0.0079 С D 8.800 9.000 9.200 0.3465 0.3543 0.3622 D1 6.800 7.000 7.200 0.2677 0.2756 0.2835 D3 5.600 0.2205 Ε 8.800 9.000 9.200 0.3465 0.3543 0.3622 E1 6.800 7.000 7.200 0.2677 0.2756 0.2835 E3 5.600 0.2205 е 0.800 0.0315 L 0.600 0.0177 0.0236 0.0295 0.450 0.750 L1 -1.000 0.0394 k 0° 3.5° 7° 0° 3.5° 7°

Table 61. LQFP32 mechanical data (continued)

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 34. LQFP32 recommended footprint

0.100

1. Dimensions are expressed in millimeters.

STM32F030x4/x6/x8/xC Package information

### 7.5 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 21: General operating conditions*.

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
0	Thermal resistance junction-ambient LQFP64 - 10 mm x 10 mm	44	
	Thermal resistance junction-ambient LQFP48 - 7 mm x 7 mm	55	
Θι	Thermal resistance junction-ambient LQFP32 - 7 mm x 7 mm	56	°C/W
	Thermal resistance junction-ambient TSSOP20 - 6.5 mm x 6.4 mm	76	

Table 63. Package thermal characteristics

### 7.5.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

Revision history STM32F030x4/x6/x8/xC

Table 65. Document revision history (continued)

Date Revision	Changes
Date Revision	Changes  - Section 3.11.2: General-purpose timers (TIM3, TIM1417) - number of timers  - Table 5: Timer feature comparison - footnotes added  - Table 7: STM32F030x4/x6/x8/xC PC implementation-FM+ and footnote  - Figure 3 through Figure 6 - darker highlight on pins  - Table 11: STM32F030x4/6/8/C pin definitions - corrections  - Table 12: Alternate functions selected through GPIOA_AFR registers for port A - note order  - Table 14 through Table 16 - corrected footnotes  - Figure 9: STM32F030x4/x6/x8/xC memory map footnote  - Figure 12: Power supply scheme  - Table 24: Embedded internal reference voltage: added t <sub>START</sub> , changed V <sub>REFINT</sub> and t <sub>S_vrefint</sub> values and notes  - Table 25: Typical and maximum current consumption from V <sub>DD</sub> supply at V <sub>DD</sub> = 3.6 V footnotes  - Table 26: Typical and maximum current consumption from the V <sub>DDA</sub> supply values for STM32F030xC and footnotes  - Table 34: LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz) LSEDRV[1:0] values removed (see ref. manual)  - Table 50: ADC characteristics - t <sub>STAB</sub> defined relative to clock frequency; notes 3. and 4. added  - Section 3.14: Universal synchronous/asynchronous receiver/transmitter (USART) - introduction and Table 8: STM32F030 USART implementation  - Figure 9: STM32F030 USART implementation  - Figure 9: STM32F030v4/x6/x8/xC memory map footnote  - Table 43: ESD absolute maximum ratings - C4 or C3 class, depending on device variant; CDM values updated to match the referenced standard. (CDM standard was updated in the previous release, without duly modifying the related values.)  - Table 53: TS characteristics: removed the min. value for t <sub>START</sub> and parameter name change  - Figure 18 and Figure 19 improved  - Section 7: Package information name and structure change  - Section 8: Ordering information renamed from Part

