



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product StatusObsoleteCore ProcessorM8CCore Size8-BitSpeed24MHzConnectivityI²C, SPI, UART/USARTPeripheralsPOR, PWM, WDTNumber of I/O16
Core Size8-BitSpeed24MHzConnectivityI²C, SPI, UART/USARTPeripheralsPOR, PWM, WDT
Speed24MHzConnectivityI²C, SPI, UART/USARTPeripheralsPOR, PWM, WDT
Connectivity I ² C, SPI, UART/USART Peripherals POR, PWM, WDT
Peripherals POR, PWM, WDT
Number of I/O 16
Program Memory Size 16KB (16K x 8)
Program Memory Type FLASH
EEPROM Size -
RAM Size 256 x 8
Voltage - Supply (Vcc/Vdd)3V ~ 5.25V
Data Converters A/D 4x14b; D/A 4x9b
Oscillator Type Internal
Operating Temperature -40°C ~ 85°C (TA)
Mounting Type Surface Mount
Package / Case 20-SOIC (0.295", 7.50mm Width)
Supplier Device Package 20-SOIC
Purchase URL https://www.e-xfl.com/product-detail/infineon-technologies/cy8c27243-24sxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article "How to Design with PSoC[®] 1, PowerPSoC[®], and PLC – KBA88292". Following is an abbreviated list for PSoC 1:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP
- In addition, PSoC Designer includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 1 are:
 - □ Getting Started with PSoC[®] 1 AN75320
 - □ PSoC[®] 1 Getting Started with GPIO AN2094
 - □ PSoC[®] 1 Analog Structure and Configuration AN74170
 - □ PSoC[®] 1 Switched Capacitor Analog Blocks AN2041
 - Selecting Analog Ground and Reference AN2219

Note: For CY8C27X43 devices related Application note please click here.

- Development Kits:
 - CY3210-PSoCEval1 supports all PSoC 1 Mixed-Signal Array families, including automotive, except CY8C25/26xxx devices. The kit includes an LCD module, potentiometer, LEDs, and breadboarding space.
 - CY3214-PSoCEvalUSB features a development board for the CY8C24x94 PSoC device. Special features of the board include USB and CapSense development and debugging support.

Note: For CY8C27X43 devices related Development Kits please click here.

The MiniProg1 and MiniProg3 devices provide interfaces for flash programming and debug.

PSoC Designer

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows. **Note:** This is not the default view.

- 1. Global Resources all device hardware settings.
- 2. **Parameters –** the parameters of the currently selected User Modules.
- 3. Pinout information related to device pins.
- 4. Chip-Level Editor a diagram of the resources available on the selected chip.
- 5. Datasheet the datasheet for the currently selected UM
- 6. User Modules all available User Modules for the selected device.
- 7. **Device Resource Meter –** device resource usage for the current project configuration.
- 8. Workspace a tree level diagram of files associated with the project.
- 9. Output output from project build and debug operations.

Note: For detailed information on PSoC Designer, go to PSoC[®] Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout





CY8C27143/CY8C27243 CY8C27443/CY8C27543 CY8C27643

Contents

PSoC Functional Overview	4
PSoC Core	4
Digital System	
Analog System	5
Additional System Resources	6
PSoC Device Characteristics	6
Development Tools	7
PSoC Designer Software Subsystems	
Designing with PSoC Designer	8
Select User Modules	8
Configure User Modules	
Organize and Connect	
Generate, Verify, and Debug	8
Pinouts	9
8-pin Part Pinout	
20-pin Part Pinout	
28-pin Part Pinout	
44-pin Part Pinout	
48-pin Part Pinout	12
56-pin Part Pinout	
Register Reference	
Register Conventions	
Register Mapping Tables	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Electrical Characteristics	
AC Electrical Characteristics	35

Packaging Information	44
Packaging Dimensions	
Thermal Impedances	
Capacitance on Crystal Pins	
Solder Reflow Specifications	
Development Tool Selection	
Software	
Development Kits	-
Evaluation Tools	
Device Programmers	-
Accessories (Emulation and Programming)	
Ordering Information	
Ordering Code Definitions	
Acronyms	
Reference Documents	
Document Conventions	
Units of Measure	
Numeric Conventions	
Glossary	
Errata	
In Production	
Not in Production	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	69
Products	69
PSoC® Solutions	69
Cypress Developer Community	69
Technical Support	



PSoC Functional Overview

The PSoC family consists of many programmable system-on-chip controller devices. These devices are designed to replace multiple traditional microcontroller unit (MCU)-based components with low-cost system one, single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture lets you to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated in Logic Block Diagram on page 1, consists of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C27x43 family can have up to five I/O ports that connect to the global digital and analog interconnects, providing access to eight digital blocks and 12 analog blocks.

PSoC Core

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 17 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included sleep and watchdog timers (WDT).

Memory encompasses 16 KB of flash for program storage, 256 bytes of SRAM for data storage, and up to 2 K of EEPROM emulated using the flash. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO) accurate to 2.5% over temperature and voltage. The 24-MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32-kHz internal low speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the 32.768-kHz external crystal oscillator (ECO) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24-MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

Digital System

The digital system is composed of eight digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules.



Digital peripheral configurations include:

- PWMs (8- and 16-bit)
- PWMs with dead band (8- and 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit) [1, 2]
- UART 8-bit with selectable parity (up to two)
- SPI slave and master (up to two) [3]
- I²C slave and multi-master (one available as a system resource)
- CRC/generator (8- to 32-bit)
- IrDA (up to two)
- Pseudo random sequence (PRS) generators (8- to 32-bit)

Notes

- 1. Errata: When operated between 4.75 V to 5.25 V, the input capture signal cannot be sourced from Row Output signals or the Broadcast clock signals. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.
- Errata: When operated between 3.0V to 4.75V, the input capture signal can only be sourced from Row input signal that has been re-synchronized. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.
 Errata: Development of the problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.

Errata: In PSoC, when one output of one SPI Slave block is connected to the input of other SPI slave block, data is shifted correctly but last bit is read incorrectly. For the workaround and more information related to this problem, see "Errata" on page 61.



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



44-pin Part Pinout

Table 5. Pin Definitions – 44-pin TQFP

No. Digital Analog 1 I/O P2[5] 2 I/O I P2[1] 3 I/O I P2[1] 4 I/O P4[7] 5 I/O P4[3] 6 I/O P4[3] 7 I/O P4[1] 8 Power SMP 9 I/O P3[7] 10 I/O P3[3] 11 I/O P3[3] 12 I/O P3[1] 13 I/O P1[7] 14 I/O P3[3] 15 I/O P1[7] 16 I/O P1[3] 16 I/O P1[1] 17 Power Vss 18 I/O P1[2] 20 I/O P1[4] 0ptional external clock input (EXTCLK) 21 I/O P1[6] 22 I/O P3[2] 23 </th <th>Pin</th> <th>Ту</th> <th>ре</th> <th>Pin Name</th> <th colspan="5">Description</th>	Pin	Ту	ре	Pin Name	Description				
2 I/O I P2[3] Direct switched capacitor block input 3 I/O I P2[1] Direct switched capacitor block input 4 I/O P4[7] Direct switched capacitor block input 5 I/O P4[5] End 6 I/O P4[1] Patas 7 I/O P4[1] Patas 8 Power SMP SMP connection to external components require 9 I/O P3[5] Patas Patas 11 I/O P3[3] Patas Patas 12 I/O P3[1] I/C SCL Patas 13 I/O P1[7] I/C SCL Patas 14 I/O P1[5] I/C SDA Patas 15 I/O P1[3] I/C SCL, ISSP-SCLK ^[8] 16 I/O P1[1] Crystal output (XTALout), I/C SDA, ISSP-SDATa ^[8] 18 I/O P1[2] Patas Patas 20 I/O P1[4] <t< th=""><th>No.</th><th>Digital</th><th>Analog</th><th>Pin Name</th><th>Description</th></t<>	No.	Digital	Analog	Pin Name	Description				
3 I/O I P2[1] Direct switched capacitor block input 4 I/O P4[7]	1	I/O		P2[5]					
4 I/O P4[7] 5 I/O P4[5] 6 I/O P4[5] 6 I/O P4[1] 7 I/O P4[1] 8 Power SMP 9 I/O P3[7] 10 I/O P3[5] 11 I/O P3[3] 12 I/O P3[1] 13 I/O P1[5] 14 I/O P1[5] 15 I/O P1[5] 16 I/O P1[1] 17 Power Vss 18 I/O P1[2] 20 I/O P1[2] 20 I/O P1[4] 19 I/O P1[2] 20 I/O P1[4] 21 I/O P1[4] 23 I/O P3[2] 24 I/O P3[4] 25 I/O P3[6] 26 Input	2	I/O	I	P2[3]	Direct switched capacitor block input				
5 I/O P4[5] 6 I/O P4[3] 7 I/O P4[1] 8 Power SMP 9 I/O P3[5] 11 I/O P3[5] 11 I/O P3[5] 11 I/O P3[3] 12 I/O P3[1] 13 I/O P1[7] 14 I/O P1[5] 15 I/O P1[1] 16 I/O P1[1] 17 Power Vss 18 I/O P1[2] 20 I/O P1[2] 20 I/O P1[4] 21 I/O P1[6] 22 I/O P3[4] 23 I/O P3[4] 24 I/O P3[4] 25 I/O P3[6] 26 Input XRES Active high external reset with internal pull dow 27 I/O	3	I/O	I	P2[1]	Direct switched capacitor block input				
6 I/O P4[3] 7 I/O P4[1] 8 Power SMP SMP connection to external components require 9 I/O P3[7] Interval SMP connection to external components require 10 I/O P3[5] Interval Interval Interval 11 I/O P3[3] Interval Interval Interval 12 I/O P3[1] Interval Interval Interval Interval 13 I/O P1[5] I²C SCL Interval Interval Interval 14 I/O P1[6] Crystal input (XTALin), I²C SCL, ISSP-SCLK ^[8] Interval Interval Interval 16 I/O P1[1] Crystal output (XTALin), I²C SDA, ISSP-SDAR ISSP-SDATA ^[8] Interval Interval	4	I/O							
7 I/O P4[1] 8 Power SMP SMP connection to external components require 9 I/O P3[7] 10 10 I/O P3[7] 11 11 I/O P3[3] 12 12 I/O P3[1] 11 13 I/O P1[7] I ² C SCL 14 I/O P1[5] I ² C SCL 14 I/O P1[3] 16 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8] 17 Power Vss Ground connection. 18 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] 20 I/O 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P3[6] 23 23 I/O P3[6] 24 24 I/O P3[6] 24 25 I/O P3[6] 25 </td <td>5</td> <td>I/O</td> <td></td> <td>P4[5]</td> <td></td>	5	I/O		P4[5]					
8 Power SMP SMP connection to external components require 9 I/O P3[7] 10 I/O P3[5] 11 I/O P3[3] 12 I/O P3[1] 13 I/O P1[7] I ² C SCL 14 I/O P1[5] I ² C SDA 15 I/O P1[3] 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8] 16 I/O P1[1] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 18 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] Optional external clock input (EXTCLK) 21 I/O P1[6] 22 23 I/O P3[2] 24 24 I/O P3[6] 26 25 I/O P3[6] 26 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] 28 I/O P4[2] 29	6	I/O		P4[3]					
9 I/O P3[7] 10 I/O P3[5] 11 I/O P3[3] 12 I/O P3[1] 13 I/O P1[7] I ² C SCL 14 I/O P1[5] I ² C SDA 15 I/O P1[3] 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8] 17 Power Vss Ground connection. 18 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] Optional external clock input (EXTCLK) 21 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 22 I/O P1[2] Optional external clock input (EXTCLK) 23 I/O P3[6] Category 24 I/O P3[6] Category 25 I/O P3[6] Category 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[6]	7	I/O		P4[1]					
10 I/O P3[5] 11 I/O P3[3] 12 I/O P3[1] 13 I/O P1[7] I ² C SCL 14 I/O P1[5] I ² C SDA 15 I/O P1[3] 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8] 17 Power Vss Ground connection. 18 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] Optional external clock input (EXTCLK) 21 I/O P1[6] Crystal output (XTALin), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] Optional external clock input (EXTCLK) 21 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P3[6] Category 23 I/O P3[6] Category 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] Category 28	8	Pov	wer	SMP	SMP connection to external components required				
11 I/O P3[3] 12 I/O P3[1] 13 I/O P1[7] I ² C SCL 14 I/O P1[5] I ² C SDA 15 I/O P1[3] 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8] 17 Power Vss Ground connection. 18 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] 22 I/O P3[0] 23 I/O P3[2] 24 I/O P3[4] 25 I/O P3[6] 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] 28 I/O P4[2] 29 I/O	9	I/O		P3[7]					
12I/OP3[1]13I/OP1[7]I²C SCL14I/OP1[5]I²C SDA15I/OP1[3]16I/OP1[1]Crystal input (XTALin), I²C SCL, ISSP-SCLK ^[8] 17PowerVssGround connection.18I/OP1[0]Crystal output (XTALout), I²C SDA,19I/OP1[2]20I/OP1[4]20I/OP1[6]22I/OP3[0]23I/OP3[2]24I/OP3[4]25I/OP3[6]26InputXRESActive high external reset with internal pull dow27I/OP4[0]28I/OP4[6]31I/OP4[6]31I/OP2[2]24I/OP4[6]31I/OP4[6]33I/OP4[6]33I/OP2[6]External Analog Ground (AGND)34I/OP2[6]35I/OI36I/OI38I/OI38I/OI90[6]Analog column mux input and column output38I/OI90[6]Analog column mux input	10	I/O		P3[5]					
13I/O $P1[7]$ I^2C SCL14I/O $P1[5]$ I^2C SDA15I/O $P1[3]$ 16I/O $P1[1]$ Crystal input (XTALin), I^2C SCL, ISSP-SCLK ^[8] 17PowerVssGround connection.18I/O $P1[0]$ Crystal output (XTALout), I^2C SDA, ISSP-SDATA ^[8] 19I/O $P1[2]$ 20I/O $P1[4]$ 20I/O $P1[6]$ 22I/O $P3[0]$ 23I/O $P3[2]$ 24I/O $P3[4]$ 25I/O $P3[6]$ 26InputXRESXRESActive high external reset with internal pull dow27I/O $P4[6]$ 30I/O $P4[4]$ 30I/O $P4[6]$ 31I/O $P2[2]$ Direct switched capacitor block input33I/O $P2[4]$ 34I/O $P2[6]$ 35I/OI36I/OI37I/OI38I/OI38I/OI90[6]Analog column mux input38I/OI90[6]Analog column mux input		I/O							
14I/OP1[5]I²C SDA15I/OP1[3]16I/OP1[1]Crystal input (XTALin), I²C SCL, ISSP-SCLK ^[8] 17PowerVssGround connection.18I/OP1[0]Crystal output (XTALout), I²C SDA, ISSP-SDATA ^[8] 19I/OP1[2]20I/OP1[4]21I/OP1[6]22I/OP3[0]23I/OP3[2]24I/OP3[4]25I/OP3[6]26InputXRESActive high external reset with internal pull dow27I/OP4[0]28I/OP4[4]30I/OP4[6]31I/OI32I/OP2[2]Direct switched capacitor block input33I/OP2[6]34I/OP2[6]35I/OI36I/OI/O37I/OP0[2]38I/OI38I/OI38I/OI38I/OI38I/OI38I/OI34I/O36I/O37I/O38I/O34I/O35I/O36I/O37I/O38I/O34I/O35I/O36I/O37I/O38I/O	12	I/O		P3[1]					
15 I/O P1[3] 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8] 17 Power Vss Ground connection. 18 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] 22 22 I/O P3[0] 23 23 I/O P3[2] 24 24 I/O P3[6] 26 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] 28 28 I/O P4[2] 29 29 I/O P4[6] 31 31 I/O I P2[2] Direct switched capacitor block input 32 I/O I P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND)	13	I/O		P1[7]	I ² C SCL				
16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8] 17 Power Vss Ground connection. 18 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] 22 22 I/O P3[0] 23 23 I/O P3[2] 24 24 I/O P3[6] 25 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] 28 28 I/O P4[2] 29 29 I/O P4[6] 31 I/O P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input	14	I/O		P1[5]	I ² C SDA				
17 Power Vss Ground connection. 18 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] 22 22 I/O P3[0] 23 23 I/O P3[4] 25 24 I/O P3[6] 26 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] 28 I/O P4[2] 29 I/O P4[4] 30 I/O P4[6] 31 I/O P 2[0] Direct switched capacitor block input 32 I/O I P2[0] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog co	15	I/O		P1[3]					
18 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8] 19 I/O P1[2] 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] 22 I/O P3[0] 23 I/O P3[2] 24 I/O P3[4] 25 I/O P3[6] 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] 28 I/O P4[2] 29 I/O P4[6] 31 I/O P2[2] Direct switched capacitor block input 32 I/O I P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input	16	I/O		P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8]				
19 I/O P1[2] 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] P3[0] 23 I/O P3[2] P3[2] 24 I/O P3[6] P3[6] 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] P4[0] 28 I/O P4[6] P4[2] 29 I/O P4[6] P4[6] 30 I/O P4[6] P2[0] 31 I/O I P2[0] Direct switched capacitor block input 32 I/O I P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[4] Analog column mux input and column output 37 I/O<	17	Po	wer	Vss					
20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6]	18	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8]				
21 I/O P1[6] 22 I/O P3[0] 23 I/O P3[2] 24 I/O P3[6] 25 I/O P3[6] 26 Input XRES 27 I/O P4[0] 28 I/O P4[2] 29 I/O P4[4] 30 I/O P4[6] 31 I/O P2[2] 29 I/O P4[6] 31 I/O P2[2] 33 I/O P2[2] 33 I/O P2[4] 34 I/O P2[6] External Analog Ground (AGND) 34 34 I/O P2[6] External Voltage Reference (VRef) 35 35 I/O I 36 I/O I/O 37 I/O I/O 38 I/O I 90[6] Analog column mux input	19	I/O		P1[2]					
22 I/O P3[0] 23 I/O P3[2] 24 I/O P3[4] 25 I/O P3[6] 26 Input XRES 27 I/O P4[0] 28 I/O P4[2] 29 I/O P4[4] 30 I/O P4[6] 31 I/O I 32 I/O I 33 I/O P2[4] 33 I/O P2[4] 33 I/O P2[6] 34 I/O P2[6] 35 I/O I 36 I/O P0[0] 36 I/O I/O 37 I/O I/O 38 I/O I 90[6] Analog column mux input	20	I/O			Optional external clock input (EXTCLK)				
23 I/O P3[2] 24 I/O P3[4] 25 I/O P3[6] 26 Input XRES 27 I/O P4[0] 28 I/O P4[2] 29 I/O P4[6] 30 I/O P4[6] 31 I/O I 32 I/O I 33 I/O P2[4] 33 I/O P2[6] 34 I/O P2[6] 35 I/O I 36 I/O P0[0] 36 I/O I 37 I/O P0[2] 38 I/O I 38 I/O I	21	I/O							
24 I/O P3[4] 25 I/O P3[6] 26 Input XRES Active high external reset with internal pull dow 27 I/O P4[0] 28 I/O P4[2] 29 I/O P4[4] 30 I/O P4[6] 31 I/O I P2[0] Direct switched capacitor block input 32 I/O I P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[6] Analog column mux input	22	I/O		P3[0]					
25I/OP3[6]26InputXRESActive high external reset with internal pull dow27I/OP4[0]28I/OP4[2]29I/OP4[4]30I/OP4[6]31I/OI22I/OI33I/OP2[4]34I/OP2[6]55I/OI92[6]External Analog Ground (AGND)34I/OP2[6]35I/OI90[0]Analog column mux input36I/OI/O90[2]Analog column mux input and column output38I/OI90[6]Analog column mux input	23	I/O		P3[2]					
26InputXRESActive high external reset with internal pull dow27I/OP4[0]28I/OP4[2]29I/OP4[4]30I/OP4[6]31I/OI22I/OI33I/OP2[4]34I/OP2[6]55I/OI92[6]External Voltage Reference (VRef)35I/OI36I/OP0[2]37I/OI/O90[4]Analog column mux input and column output38I/OI90[6]Analog column mux input	24	I/O		P3[4]					
27I/OP4[0]28I/OP4[2]29I/OP4[4]30I/OP4[6]31I/OI32I/OI33I/OP2[2]Direct switched capacitor block input33I/O94P2[4]External Analog Ground (AGND)34I/O92[6]External Voltage Reference (VRef)35I/O1/OP0[0]Analog column mux input36I/O1/OP0[4]Analog column mux input and column output37I/O1/OI90[6]Analog column mux input	25			P3[6]					
28 I/O P4[2] 29 I/O P4[4] 30 I/O P4[6] 31 I/O I P2[0] Direct switched capacitor block input 32 I/O I P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[4] Analog column mux input 38 I/O I P0[6] Analog column mux input	26	Inp	but		Active high external reset with internal pull down				
29I/OP4[4]30I/OP4[6]31I/OI32I/OI33I/OP2[2]Direct switched capacitor block input33I/O92[4]External Analog Ground (AGND)34I/O92[6]External Voltage Reference (VRef)35I/O10P0[0]Analog column mux input36I/O1/OP0[2]Analog column mux input and column output37I/O10I90[6]Analog column mux input	27	I/O		P4[0]					
30 I/O P4[6] 31 I/O I P2[0] Direct switched capacitor block input 32 I/O I P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[4] Analog column mux input 38 I/O I P0[6] Analog column mux input	28	I/O							
31 I/O I P2[0] Direct switched capacitor block input 32 I/O I P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[4] Analog column mux input and column output 38 I/O I P0[6] Analog column mux input	29	I/O		P4[4]					
32 I/O I P2[2] Direct switched capacitor block input 33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[4] Analog column mux input and column output 38 I/O I P0[6] Analog column mux input	30	I/O		P4[6]					
33 I/O P2[4] External Analog Ground (AGND) 34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[4] Analog column mux input and column output 38 I/O I P0[6] Analog column mux input	31	I/O	I	P2[0]	Direct switched capacitor block input				
34 I/O P2[6] External Voltage Reference (VRef) 35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[4] Analog column mux input and column output 38 I/O I P0[6] Analog column mux input	32	I/O	I		Direct switched capacitor block input				
35 I/O I P0[0] Analog column mux input 36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[4] Analog column mux input and column output 38 I/O I P0[6] Analog column mux input		I/O							
36 I/O I/O P0[2] Analog column mux input and column output 37 I/O I/O P0[4] Analog column mux input and column output 38 I/O I P0[6] Analog column mux input					External Voltage Reference (VRef)				
37 I/O I/O P0[4] Analog column mux input and column output 38 I/O I P0[6] Analog column mux input	35	I/O	I	P0[0]					
38 I/O I P0[6] Analog column mux input	36	I/O	I/O		Analog column mux input and column output				
			I/O						
39 Power V _{DD} Supply voltage	38	I/O	I		Analog column mux input				
			wer	V _{DD}	Supply voltage				
40 I/O I P0[7] Analog column mux input	-	-		P0[7]	- ·				
41 I/O I/O P0[5] Analog column mux input and column output	41	I/O	I/O		Analog column mux input and column output				
42 I/O I/O P0[3] Analog column mux input and column output	42	-	I/O	P0[3]	Analog column mux input and column output				
43 I/O I P0[1] Analog column mux input	43	-	I		Analog column mux input				
44 I/O P2[7]	44	I/O		P2[7]					





LEGEND: A = Analog, I = Input, and O = Output.

8. These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Programmable System-on-Chip Technical Reference Manual for details.



Table 7.	Pin Definitions	- 48-pin Part	Pinout (QFN)
----------	-----------------	---------------	--------------

Pin DigitalVipePin AnalogDescription11/OIP2[3]Direct switched capacitor block input21/OIP2[1]Direct switched capacitor block input31/OP4[7]Direct switched capacitor block input41/OP4[3]Intert switched capacitor block input51/OP4[1]Direct switched capacitor block input61/OP4[3]Intert switched capacitor block input7PP4[1]SMP connection to external components required81/OP3[7]SMP connection to external components required81/OP3[7]Intert switched required91/OP3[7]Intert switched required101/OP3[7]Intert switched required111/OP3[7]Intert switched required121/OP3[7]Intert switched required131/OP5[3]Intert switched required141/OP1[7]If C SCL151/OP1[7]If C SCL161/OP1[8]Crystal input (XTALin), If C SCL, ISSP-SDAT171/OP1[9]Crystal input (XTALin), If C SDA, ISSP-SDAT18PO-P1[9]Crystal output (XTALin), If C SDA, ISSP-SDAT191/OP1[9]Optional external clock input (EXTCLK)211/OP1[9]Crystal output (XTALin), If C SDA, ISSP-SDAT221/OP1[9]Crysta		Table 7. Pin Definitions – 48-pin Part Pinout (QFN)									
Process Process Direct switched capacitor block input 2 I/O I P2[1] Direct switched capacitor block input 3 I/O P4[7] Direct switched capacitor block input 3 I/O P4[7] Direct switched capacitor block input 4 I/O P4[7] Participation 6 I/O P4[1] Participation 7 Power SMP SMP connection to external components required 8 I/O P3[3] Participation Participation 9 I/O P3[3] Participation Participation 10 I/O P3[3] Participation Participation 11 I/O P3[3] Participation Participation 12 I/O P5[3] Participation Participation 13 I/O P1[7] I/C SDA Participation Participation 14 I/O P1[7] I/C SDA Participation Participation 14 I/O	Pin	-	-	Pin Namo	Description						
Image: Constraint of the second sec		•	-		Direct quitched conspiter block input						
3 I/O P4[7] 4 I/O P4[5] 5 I/O P4[5] 6 I/O P4[1] 7 Power SMP SMP connection to external components required 8 I/O P3[7] Power SMP 9 I/O P3[5] Power P3[6] 10 I/O P3[7] Power P3[7] 11 I/O P3[7] Power P3[7] 12 I/O P3[1] Power P3[3] 13 I/O P5[1] Power P1[5] 14 I/O P1[5] I ² C SCL P1[3] 16 I/O P1[3] Crystal input (XTALin), I ² C SCL, ISSP-SDLTA ¹¹¹ P1[0] 18 Power Vss Ground connection. P1[2] 21 I/O P1[2] P1[1] Crystal output (XTALin), I ² C SDA, ISSP-SDLTA ¹¹¹ 23 I/O P3[2] P1[4] Optional external clock input (EXTCLK)	-	-	-	••							
4 I/O P4[5] 5 I/O P4[3] 6 I/O P4[1] 7 Power SMP SMP connection to external components required 8 I/O P3[7] Particle Particle 9 I/O P3[3] Particle Particle 10 I/O P3[1] Particle Particle 11 I/O P3[1] Particle Particle 12 I/O P5[3] Particle Particle 13 I/O P5[1] Particle Particle 14 I/O P1[7] I ² C SDA Particle 15 I/O P1[6] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ¹¹¹ 18 Power Vss Ground connection. Particle 20 I/O P1[6] Crystal output (XTALin), I ² C SDA, ISSP-SDATA ¹¹ 21 I/O P1[6] Particle Particle 23 I/O P1[6] Particle Particle		-	1	•••							
5I/OP4[3]6I/OP4[1]7PowerSMPSMP connection to external components required8I/OP3[7]9I/OP3[3]10I/OP3[3]11I/OP3[3]12I/OP5[3]13I/OP6[1]14I/OP1[7]15I/OP1[5]16I/OP1[6]17I/OP1[7]18PowerVss19I/OP1[1]21I/OP1[2]22I/OP1[2]23I/OP1[2]24I/OP1[6]25I/OP3[0]26I/OP3[0]27I/OP3[6]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[6]31I/OP4[6]33I/OP4[6]34I/OP2[2]29InputXRESActive high external reset with internal pull down31I/OP4[6]33I/OP4[6]34I/OP2[2]35I/OP2[4]36I/OP2[4]37I/OP2[4]38I/OP4[6]34I/OP2[6]35I/OP2[6]36I/OP2[6]37I/OP2[6] </td <td></td> <td>-</td> <td></td> <td>•••</td> <td></td>		-		•••							
6 I/O P4[1] 7 Power SMP SMP connection to external components required 8 I/O P3[7] SMP connection to external components required 9 I/O P3[5] SMP connection to external components required 10 I/O P3[5] SMP connection to external components required 11 I/O P3[5] SMP connection to external components required 11 I/O P3[6] SMP connection to external components required 13 I/O P5[3] SMP connection 14 I/O P1[7] I ² C SCL 15 I/O P1[3] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 16 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 23 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[6] Crystal output (XTALout), I ² C SDA				•••							
Power SMP SMP connection to external components required 8 I/O P3[7] 9 I/O P3[5] 10 I/O P3[3] 11 I/O P3[1] 12 I/O P5[1] 13 I/O P5[1] 14 I/O P1[7] 15 I/O P1[8] 16 I/O P1[8] 17 I/O P1[1] 18 Power Vss 19 I/O P1[2] 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] 23 I/O P5[2] 24 I/O P5[2] 25 I/O P3[4] 26 I/O P3[6] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down	-	-		•••							
required required 8 I/O P3[7] 9 I/O P3[5] 10 I/O P3[3] 11 I/O P3[3] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[8] Import (XTALin), I ² C SCL, ISSP-SCLK ¹¹¹ 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SDATA ¹¹¹ 18 Power Vss Ground connection. 19 I/O P1[2] Import (XTALin), I ² C SDA, ISSP-SDATA ¹¹¹ 20 I/O P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹ 23 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹ 24 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹ 25 I/O P1[3] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹ 26 I/O <		-	Nor	••	SMP connection to external components						
9 I/O P3[5] 10 I/O P3[3] 11 I/O P3[1] 12 I/O P5[1] 13 I/O P5[1] 14 I/O P1[7] I²C SCL 15 I/O P1[5] I²C SCL 16 I/O P1[3] I?C SCL 17 I/O P1[1] Crystal input (XTALin), I²C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALun), I²C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] Crystal output (XTALun), I²C SDA, ISSP-SDATA ^[11] 21 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[6] Crystal output (XTALun), I²C SDA, ISSP-SDATA ^[11] 23 I/O P1[6] Crystal output (XTALun), I²C SDA, ISSP-SDATA ^[11] 24 I/O P1[6] Crystal output (XTALun), I²C SDA, ISSP-SDATA ^[11] 25 I/O P3[6] Crystal output (XTALun), I²C SDA, ISSP-SDATA ^[11]	'			_							
10 I/O P3[3] 11 I/O P3[1] 12 I/O P5[1] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[7] I ² C SDA 16 I/O P1[3] Irrestal input (XTALin), I ² C SCL, ISSP-SCLK ⁽¹¹⁾ 18 Power Vss Ground connection. 19 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ⁽¹¹⁾ 20 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ⁽¹¹⁾ 21 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ⁽¹¹⁾ 22 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ⁽¹¹⁾ 23 I/O P1[4] Optional external clock input (EXTCLK) 24 I/O P5[2] Constance 25 I/O P3[4] Constance 26 I/O P3[6] Constance 27 I/O P3[4] Constance 30 I/O P4[0] Constance 31 I/O<											
11 I/O P3(1) 12 I/O P5(3) 13 I/O P5(1) 14 I/O P1(1) I²C SCL 15 I/O P1(5) I²C SDA 16 I/O P1(3) I?C SDA 16 I/O P1(1) Crystal input (XTALin), I²C SCL, ISSP-SCLK ⁽¹¹⁾ 18 Power Vss Ground connection. 19 I/O P1(2) Crystal output (XTALout), I²C SDA, ISSP-SDATA ⁽¹¹⁾ 20 I/O P1[2] Crystal output (XTALout), I²C SDA, ISSP-SDATA ⁽¹¹⁾ 21 I/O P1[2] Crystal output (XTALout), I²C SDA, ISSP-SDATA ⁽¹¹⁾ 22 I/O P1[2] Crystal output (XTALout), I²C SDA, ISSP-SDATA ⁽¹¹⁾ 23 I/O P1[4] Optional external clock input (EXTCLK) 24 I/O P5[2] Crystal output (XTALout), I²C SDA, ISSP-SDATA ⁽¹¹⁾ 25 I/O P3[0] Crystal output (XTALout), I²C SDA, ISSP-SDATA ⁽¹¹⁾ 28 I/O P3[0] Crystal output (XTALout), I²C SDA, ISSP-SDATA ⁽¹¹⁾ 29 Input XRES Active high external reset with i	-										
12 I/O P5(3) 13 I/O P5(1) 14 I/O P1(7) I ² C SCL 15 I/O P1[5) I ² C SDA 16 I/O P1[3) Crystal input (XTALin), I ² C SCL, ISSP-SCLK(11) 17 I/O P1[1] Crystal output (XTALin), I ² C SCL, ISSP-SCLK(11) 18 Power Vss Ground connection. 19 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹] 20 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹] 21 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹] 23 I/O P1[4] Optional external clock input (EXTCLK) 24 I/O P5[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹] 25 I/O P3[4] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹] 28 I/O P3[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹] 30 I/O P4[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹] <td>-</td> <td>-</td> <td></td> <td></td> <td></td>	-	-									
13 I/O P5(1) 14 I/O P1(7) I ² C SCL 15 I/O P1(5) I ² C SDA 16 I/O P1(3) I/C systal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 17 I/O P1(1) Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1(0) Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] 21 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[2] 26 I/O P3[6] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[4] 33 I/O P4[4] 34 I/O P2[2] Direct switched capacitor block input 35 I/O I P2[0] D											
14 I/O P1(7) I ² C SCL 15 I/O P1(5) I ² C SDA 16 I/O P1(3) 17 I/O P1(1) Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1(1) Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 21 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 22 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 23 I/O P5[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 24 I/O P5[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 25 I/O P3[4] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 28 I/O P3[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] C											
Image: Second											
16 I/O P1[3] 17 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 21 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 23 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 24 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 25 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 25 I/O P5[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 26 I/O P3[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 28 I/O P3[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 30 I/O P4[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11]		-		••							
17 I/O P1[1] Crystal input (XTALin), 1^2C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 21 I/O P1[6] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 22 I/O P1[6] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 23 I/O P1[6] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 24 I/O P1[6] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 23 I/O P5[0] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 24 I/O P5[0] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 24 I/O P5[0] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 25 I/O P3[0] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11] 26 I/O P3[0] Crystal output (XTALunt), 1^2C SDA, ISSP-SDATA ^[11]					I ² C SDA						
18PowerVssGround connection.19I/OP1[0]Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20I/OP1[2]21I/OP1[4]Optional external clock input (EXTCLK)22I/OP1[6]23I/OP5[0]24I/OP5[2]25I/OP3[2]26I/OP3[4]27I/OP3[6]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[4]33I/OP4[6]34I/OP2[2]35I/OP2[4]36I/OP2[4]37I/OP2[4]38I/OP2[6]39I/OP2[6]31I/OP2[4]33I/OP4[6]34I/OI75I/OP2[4]36I/OP2[6]37I/OP2[6]38I/OI90I/OP0[2]39I/OI/O91I/OP0[6]41I/OI92I/OP1[4]42PowerVD43I/OI44I/OI/O45I/OI46I/OI47I/O48I/OI49I/O <td></td> <td></td> <td></td> <td></td> <td></td>											
19 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] 21 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[4] 26 I/O P3[4] 27 I/O P3[6] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[6] 33 I/O P4[6] 34 I/O I P2[2] Direct switched capacitor block input 35 I/O I P2[6] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Anal	17	I/O		P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11]						
20 I/O P1[2] 21 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[4] 33 I/O P4[6] 34 I/O P4[6] 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input	18	Pov	wer	Vss							
1/0 P1[4] Optional external clock input (EXTCLK) 22 1/0 P1[6] 23 1/0 P5[0] 24 1/0 P5[2] 25 1/0 P3[2] 26 1/0 P3[2] 27 1/0 P3[4] 28 1/0 P3[6] 29 Input XRES Active high external reset with internal pull down 30 1/0 P4[0] 31 1/0 P4[2] 32 1/0 P4[6] 33 1/0 P4[6] 34 1/0 P2[2] 35 1/0 P2[2] 36 1/0 P2[2] 37 1/0 P2[6] 38 1/0 1 39 1/0 P0[0] 31 1/0 P2[6] 38 1/0 1 39 1/0 P0[2] 31 1/0 P0[6] <	19	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11]						
22 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O P4[6] 35 I/O I 7 P2[0] Direct switched capacitor block input 35 I/O I P2[2] 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[4] Analog column mux input 41 <td>20</td> <td>I/O</td> <td></td> <td>P1[2]</td> <td></td>	20	I/O		P1[2]							
23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O P4[6] 35 I/O P2[1] 36 I/O P2[2] 37 I/O P2[4] 38 I/O I 92[6] External analog ground (AGND) 37 I/O P2[6] 38 I/O I 910 I/O P0[2] 10 P0[2] Analog column mux input 39 I/O I P0[1] 40 I/O I P0[2]	21	I/O		P1[4]	Optional external clock input (EXTCLK)						
24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I P2[2] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[4] Analog column mux input 41 I/O I P0[6] Analog column mux input 42 Power <	22	I/O		P1[6]							
25I/OP3[0]26I/OP3[2]27I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OI35I/OI36I/OP2[1]37I/OP2[2]38I/OI9P2[3]39I/OI90I/O10P0[1]40I/O10P0[2]31I/O10P0[3]31Active high external reset with internal pull down34I/O10P4[6]35I/O10P2[1]20Direct switched capacitor block input36I/O10P2[4]21External analog ground (AGND)37I/O10P0[2]38I/O10P0[2]39I/O10P0[4]30Analog column mux input and column output41I/O42PowerVDDSupply voltage43I/O44I/O1/OP0[5]41Analog column mux input and column output45I/O46I/O10P2[7]	23	I/O		P5[0]							
26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 40 I/O I P0[6] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input 42 Power	24	I/O		P5[2]							
27I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]35I/OIP2[2]36I/OP2[4]37I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V _{REF})38I/OIP0[0]Analog column mux input39I/OIP0[4]Analog column mux input and column output40I/OIP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input and column output42PowerV _{DD} Supply voltage43I/OIP0[5]Analog column mux input and column output44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OI/OP2[7]I	25	I/O		P3[0]							
28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]35I/OIP2[2]36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V _{REF})38I/OIP0[0]Analog column mux input39I/OIP0[2]Analog column mux input and column output40I/OIP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV _{DD} Supply voltage43I/OIP0[5]Analog column mux input44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input46I/OIP0[1]Analog column mux input47I/OIP0[1]Analog column mux input	26	I/O		P3[2]							
29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OI7I/OP2[4]8I/OI9I/OP2[6]8I/OI9I/OP0[2]9Analog column mux input40I/OI9I/OP0[6]41I/OI9I/OI9I/OI9I/OP0[1]41I/OI42PowerVDD9Supply voltage43I/OI44I/OI/O9P0[5]Analog column mux input44I/OI/O45I/OI9P0[1]Analog column mux input and column output45I/OI47I/OP2[7]	27	I/O		P3[4]							
anddown30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OI7I/OP2[4]8I/OP2[6]8I/OI9I/OP2[6]8I/OI9I/OP0[2]9Analog column mux input40I/OI9I/OP0[6]9Analog column mux input and column output41I/OI42PowerVDD9Supply voltage43I/OI44I/OI/O9I/OP0[5]43Analog column mux input44I/OI/O9P0[1]47I/OI92[7]P2[7]	28	I/O		P3[6]							
31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OIP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V_{REF})38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[5]Analog column mux input44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input46I/OIP0[1]Analog column mux input47I/OP2[7]	29	Inp	out	XRES							
32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V_{REF})38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	30	I/O		P4[0]							
33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V_{REF})38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[5]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	31	I/O		P4[2]							
34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V_{REF})38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	32	I/O		P4[4]							
35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V_{REF})38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[4]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[5]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	33	I/O		P4[6]							
36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V_{REF})38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[4]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[5]Analog column mux input and column output45I/OI/OP0[3]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]P2[7]P2[7]	34	I/O	I	P2[0]	Direct switched capacitor block input						
37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column output 40 I/O I/O P0[4] Analog column mux input and column output 40 I/O I P0[6] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]	35	I/O	I	P2[2]	Direct switched capacitor block input						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	36	I/O		P2[4]							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	37	I/O		P2[6]	External voltage reference (V _{REF})						
	38	I/O	I	P0[0]	Analog column mux input						
41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]	39	I/O	I/O	P0[2]	Analog column mux input and column output						
42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7] P2[7]	40	I/O	I/O	P0[4]	5						
43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]	41	I/O	I	P0[6]	Analog column mux input						
44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]	42	Pov	wer	V _{DD}	Supply voltage						
45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7] P2[7]	43	I/O	I	P0[7]	Analog column mux input						
46 I/O I P0[1] Analog column mux input 47 I/O P2[7]	44	I/O	I/O	P0[5]	Analog column mux input and column output						
47 I/O P2[7]	45	I/O	I/O	P0[3]	Analog column mux input and column output						
47 I/O P2[7]	46	I/O	I	P0[1]	Analog column mux input						
48 I/O P2[5]	47	I/O		P2[7]							
	48	I/O		P2[5]							

Figure 9. CY8C27643 48-pin PSoC Device^[10]



LEGEND: A = Analog, I = Input, and O = Output.

Notes

The QFN package has a center pad that must be connected to ground (Vss).
 These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Technical Reference Manual for details.



Table 8. Pin Definitions - 56-pin Part Pinout (SSOP) (continued)

Pin	Ту	/pe	Pin	Description
No.	Digital	Analog	Name	Description
42	OCD		HCLK	OCD high-speed clock output
43	OCD		CCLK	OCD CPU clock output
44	I/O		P4[0]	
45	I/O		P4[2]	
46	I/O		P4[4]	
47	I/O		P4[6]	
48	I/O	_	P2[0]	Direct switched capacitor block input
49	I/O		P2[2]	Direct switched capacitor block input
50	I/O		P2[4]	External Analog Ground (AGND)
51	I/O		P2[6]	External Voltage Reference (VRef)
52	I/O		P0[0]	Analog column mux input
53	I/O	I	P0[2]	Analog column mux input and column output
54	I/O	I	P0[4]	Analog column mux input and column output
55	I/O	I	P0[6]	Analog column mux input
56	Po	wer	V _{DD}	Supply voltage

LEGEND: A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.



CY8C27143/CY8C27243 CY8C27443/CY8C27543 CY8C27643

Table 11. Register Map Bank 1 Table: Configuration Space (continued)

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
	1D			5D		ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
	1E			5E		ASC23CR2	9E	RW	OSC_CR4	DE	RW
	1F			5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27	1	ALT_CR0	67	RW		A7	1	1	E7	1
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	
DCB03IN	2D	RW		6D			AD			ED	
DCB03OU	2E	RW		6E			AE			EE	
	2F			6F			AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDIORI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11FN	34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11OU	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	1
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	1
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW	1	FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
	3F		ACB03CR2	7F	RW	1	BF	1	CPU SCR0	FF	#



Operating Temperature

Table 13. Operating Temperature

Symbol	Description	Min	Тур	Max	Unit	Notes
T _A	Ambient temperature	-40	-	+85	°C	
TJ	Junction temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 50. The user must limit the power consumption to comply with this requirement.

DC Electrical Characteristics

DC Chip-Level Specifications

Table 14 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 14. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{DD}	Supply voltage	3.00	-	5.25	V	
I _{DD}	Supply current	_	5	8	mA	Conditions are V_{DD} = 5.0 V, T _A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I _{DD3}	Supply current	-	3.3	6.0	mA	Conditions are V_{DD} = 3.3 V, T _A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I _{SB}	Sleep (Mode) current with POR, LVD, sleep timer, and WDT. ^[13]	_	3	6.5	μA	Conditions are with internal slow speed oscillator, V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C.
I _{SBH}	Sleep (Mode) current with POR, LVD, sleep timer, and WDT at high temperature. ^[13]	_	4	25	μA	Conditions are with internal slow speed oscillator, V _{DD} = 3.3 V, 55 °C < T _A \leq 85 °C.
I _{SBXTL}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal. ^[13]	_	4	7.5	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C.
I _{SBXTLH}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal at high temperature. $[13]$	_	5	26	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, 55 °C < T _A \leq 85 °C.
V _{REF}	Reference voltage (Bandgap) for Silicon A [14]	1.275	1.300	1.325	V	Trimmed for appropriate V _{DD} .
V _{REF}	Reference voltage (Bandgap) for Silicon B ^[14]	1.280	1.300	1.320	V	Trimmed for appropriate V _{DD} .

Notes

14. Refer to the Ordering Information on page 53.

^{13.} Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



Table 17. 3.3-V DC Operational Amplifier Specifications (continued)

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.2$	- - -	- - -	V V V	Power = high, Opamp bias = high setting is not allowed for $3.3 \text{ V} \text{V}_{\text{DD}}$ operation.
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	- - -	_ _ _	0.2 0.2 0.2	V V V	Power = high, Opamp bias = high setting is not allowed for 3.3 V V_{DD} operation.
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400 -	200 400 800 1600 3200	μΑ μΑ μΑ μΑ μΑ	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation.
PSRR _{OA}	Supply voltage rejection ratio	50	80	-	dB	$ \begin{array}{l} V_{SS} \leq V_{IN} \leq (V_{DD}-2.25) \text{ or} \\ (V_{DD}-1.25 \text{ V}) \leq V_{IN} \leq V_{DD}. \end{array} $

DC Low-Power Comparator Specifications

Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Unit
V _{REFLPC}	Low-power comparator (LPC) reference voltage range	0.2	-	V _{DD} – 1	V
I _{SLPC}	LPC supply current	-	10	40	μA
V _{OSLPC}	LPC voltage offset	-	2.5	30	mV

DC Analog Output Buffer Specifications

Table 19 and Table 20 on page 24 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 19.	5-V DC	Analog	Output	Buffer	Specifications
-----------	--------	--------	--------	--------	----------------

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{OSOB}	Inputoffset voltage (absolute value) Power = Iow, Opamp bias = Iow Power = Iow, Opamp bias = high Power = high, Opamp bias = Iow Power = high, Opamp bias = high	- - -	3 3 3 3	19 19 19 19	mV mV mV mV	
TCV _{OSOB}	Average input offset voltage drift	-	5	30	μV/°C	
V _{CMOB}	Common-mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high		1 1		Ω Ω	
V _{OHIGHOB}	High output voltage swing (Load = 32 ohms to V _{DD} /2) Power = low Power = high	0.5 × V _{DD} + 1.3 0.5 × V _{DD} + 1.3			V V	
V _{OLOWOB}	Low output voltage swing (Load = 32 ohms to V _{DD} /2)	-	-	-		
	Power = low	-	-	0.5 × V _{DD} – 1.3	V	
	Power = high	-	-	0.5 × V _{DD} – 1.3	V	



Table 22. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = high	V _{REFHI}	Ref High	3 × Bandgap	3.788	3.891	3.986	V
	Opamp bias = high	V _{AGND}	AGND	2 × Bandgap	2.500	2.604	3.699	V
		V _{REFLO}	Ref Low	Bandgap	1.257	1.306	1.359	V
	RefPower = high	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.893	3.982	V
	Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.518	2.602	2.692	V
0b011		V _{REFLO}	Ref Low	Bandgap	1.256	1.302	1.354	V
00011	RefPower = medium	V _{REFHI}	Ref High	3 × Bandgap	3.795	3.894	3.993	V
	Opamp bias = high	V _{AGND}	AGND	2 × Bandgap	2.516	2.603	2.698	V
		V _{REFLO}	Ref Low	Bandgap	1.256	1.303	1.353	V
	RefPower = medium	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.895	3.986	V
	Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.522	2.602	2.685	V
		V _{REFLO}	Ref Low	Bandgap	1.255	1.301	1.350	V
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.495 – P2[6]	2.586 – P2[6]	2.657 – P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.502	2.604	2.719	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.531 – P2[6]	2.611 – P2[6]	2.681 – P2[6]	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.500 – P2[6]	2.591 – P2[6]	2.662 – P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.519	2.602	2.693	V
0b100		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.530 – P2[6]	2.605 – P2[6]	2.666 – P2[6]	V
00100	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.503 – P2[6]	2.592 – P2[6]	2.662 – P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.517	2.603	2.698	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.529 – P2[6]	2.606 – P2[6]	2.665 – P2[6]	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.505 – P2[6]	2.594 – P2[6]	2.665 – P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.525	2.602	2.685	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.528 – P2[6]	2.603 – P2[6]	2.661 – P2[6]	V



Table 22. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.222	P2[4] + 1.290	P2[4] + 1.343	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.295	P2[4] – 1.254	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.226	P2[4] + 1.293	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
0b101		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
00101	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.227	P2[4] + 1.294	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.228	P2[4] + 1.295	P2[4] + 1.349	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
	V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.332	P2[4] – 1.299	P2[4] – 1.260	V	
	RefPower = high	V _{REFHI}	Ref High	2 × Bandgap	2.535	2.598	2.644	V
	Opamp bias = high	V _{AGND}	AGND	Bandgap	1.227	1.305	1.398	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.009	V _{SS} + 0.038	V
	RefPower = high	V _{REFHI}	Ref High	2 × Bandgap	2.530	2.598	2.643	V
	Opamp bias = low	V _{AGND}	AGND	Bandgap	1.244	1.303	1.370	V
0b110		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.024	V
00110	RefPower = medium	V _{REFHI}	Ref High	2 × Bandgap	2.532	2.598	2.644	V
	Opamp bias = high	V _{AGND}	AGND	Bandgap	1.239	1.304	1.380	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = medium	V _{REFHI}	Ref High	2 × Bandgap	2.528	2.598	2.645	V
	Opamp bias = low	V _{AGND}	AGND	Bandgap	1.249	1.302	1.362	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V
	RefPower = high	V _{REFHI}	Ref High	3.2 × Bandgap	4.041	4.155	4.234	V
	Opamp bias = high	V _{AGND}	AGND	1.6 × Bandgap	1.998	2.083	2.183	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.010	V _{SS} + 0.038	V
	RefPower = high	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.153	4.236	V
	Opamp bias = low	V _{AGND}	AGND	1.6 × Bandgap	2.012	2.082	2.157	V
0b111		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
0b111	RefPower = medium	V _{REFHI}	Ref High	3.2 × Bandgap	4.049	4.154	4.238	V
	Opamp bias = high	V _{AGND}	AGND	1.6 × Bandgap	2.008	2.083	2.165	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = medium	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.154	4.238	V
	Opamp bias = low	V _{AGND}	AGND	1.6 × Bandgap	2.016	2.081	2.150	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V



Table 31. 3.3-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t _{ROA}	Rising settling time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = low, Opamp bias = low Power = low, Opamp bias = high			3.92 0.72	μs μs
t _{SOA}	Falling settling time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high			5.41 0.72	μs μs
SR _{ROA}	Rising slew rate (20% to 80%)(10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.31 2.7		-	V/μs V/μs
SR _{FOA}	Falling slew rate (20% to 80%)(10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.24 1.8		-	V/μs V/μs
BW _{OA}	Gain bandwidth product Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.67 2.8		-	MHz MHz
E _{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	-	100	1	nV/rt-Hz

When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 K resistance and the external capacitor.



Figure 17. Typical AGND Noise with P2[4] Bypass



CY8C27143/CY8C27243 CY8C27443/CY8C27543 CY8C27643

Figure 26. 44-pin TQFP (10 × 10 × 1.4 mm) A44S Package Outline, 51-85064





51-85061 *F



Ordering Code Definitions





Package Type: PX = PDIP Pb-free SX = SOIC Pb-free PVX = SSOP Pb-free LFX/LKX/LTX /LQX/LCX= QFN Pb-free AX = TQFP Pb-free Speed: 24 MHz Part Number Family Code Technology Code: C = CMOS Marketing Code: 8 = Cypress PSoC Company ID: CY = Cypress

Thermal Rating: C = Commercial I = Industrial E = Extended



Acronyms

Table 45 lists the acronyms that are used in this document.

Table 45.	Acronyms Used in this Datasheet	
-----------	---------------------------------	--

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	OCD	on-chip debug
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	PLL	phase-locked loop
СТ	continuous time	POR	power on reset
DAC	digital-to-analog converter	PPOR	precision power on reset
DC	direct current	PRS	pseudo-random sequence
DTMF	dual-tone multi-frequency	PSoC	Programmable System-on-Chip
ECO	external crystal oscillator	PWM	pulse width modulator
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads
GPIO	general purpose I/O	RTC	real time clock
ICE	in-circuit emulator	SAR	successive approximation
IDE	integrated development environment	SC	switched capacitor
ILO	internal low speed oscillator	SMP	switch mode pump
IMO	internal main oscillator	SOIC	small-outline integrated circuit
I/O	input/output	SPI	serial peripheral interface
IrDA	infrared data association	SRAM	static random access memory
ISSP	in-system serial programming	SROM	supervisory read only memory
LCD	liquid crystal display	SSOP	shrink small-outline package
LED	light-emitting diode	TQFP	thin quad flat pack
LPC	low power comparator	UART	universal asynchronous reciever / transmitter
LVD	low voltage detect	USB	universal serial bus
MAC	multiply-accumulate	WDT	watchdog timer
MCU	microcontroller unit	XRES	external reset

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29X66,CY8C27X43, CY8C24X94, CY8C24X23, CY8C24X23A,CY8C22X13, CY8C21X34, CY8C21X34B, CY8C21X23,CY7C64215, CY7C603XX, CY8CNP1XX, and CYWUSB6953 PSoC(R) Programmable System-on-chip Technical Reference Manual (TRM) (001-14463)

PSoC[®] 1 - *Reading and Writing Flash* – *AN2015* (001-40459)

Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 available at http://www.cypress.com.



Glossary (continued)

microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	 A disturbance that affects a signal and that may distort the information carried by the signal. The random variations of one or more characteristics of any entity such as voltage, current, or data.
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
Phase-locked loop (PLL)	An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
Power on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is a type of hardware reset.
PSoC [®]	Cypress Semiconductor's PSoC [®] is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied measurand
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a know state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	1. Pertaining to a process in which all events occur one after the other.
	Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	 A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal. A system whose operation is synchronized by a clock signal.
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming Interface) for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V _{DD}	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V _{SS}	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



2. The Timer Capture Inputs are limited to re-synchronized Row Inputs when operating at less than 4.75 V.

Problem Definition

When the device is operating at 3.0 V to 4.75 V, the Input Capture signal source for a digital block operating in Timer mode is limited to a Row Input signal that has been re-synchronized. Maximum width is 16-bits Timer Capture less than 4.75 V. The Row Output signals, Analog Comparator input signals, or the Broadcast Clock signals cannot be used as a source for the Timer Capture signal.

Parameters Affected

NA

■ Trigger Condition(S)

Device operating with VCC between 3.0 V to 4.75 V.

Scope of Impact

Digital blocks operating in timer mode and user modules relying on the timer's output are affected by this errata element.

Workaround

To connect the input capture signal to the output of another block, run the output of that block to a row output, then to a global output, back to a global input, then a row input, where the signal can be re-synchronized.

To connect an analog comparator bus signal to an input capture, this signal must be routed to pass through a re-synchronizer. The only way this can be accomplished is to route the analog comparator on an analog output bus to connect with an I/O pin. This will use up the resource of the analog output bus, and even though this bus is designed for analog signals, the digital signal from the Analog Comparator operates correctly when transmitted on this bus. After the signal reaches the pin, it is converted back to a digital signal and is communicated back to the digital array using the global input bus for that pin. To make this connection, the port pin must be setup with the global input bus enabled. To enable this configuration within PSoC Designer[™], first turn ON the analog output, and then enable the global input.



Figure 30. Resynchronized

Fix Status

Fix in silicon rev B

3. The I2C_CFG, I2C_SCR, and I2C_MSCR registers have some restrictions as to the CPU frequency that must be in effect when these registers are written.

Problem Definition

The CPU frequency must be set to one of the recommended values just prior to a write to these registers and can be immediately set back to the original operating frequency in the instruction just following the register write. A write instruction to these registers occurring at a CPU frequency that is not recommended could result in unpredictable behavior. The table below lists the possible selections of the CPU memory for writes to the I2C_CFG, I2C_SCR, and I2C_MSCR registers, and it highlights the particular settings that are recommended (Rec) and not recommended (NR).



Document History Page (continued)

Revision	ECN	Origin of Change	Submission Date	Description of Change
*P	2899847	NJF / HMI	03/26/10	Added CY8C27643-24LKXI and CY8C27643-24LTXI to Emulation and Programming Accessories on page 52. Updated Cypress website links. Added T _{BAKETEMP} and T _{BAKETIME} parameters in Absolute Maximum Ratings on page 19. Updated AC electrical specs. Updated Note in Packaging Information on page 44. Updated package diagrams. Updated Thermal Impedances, Solder Reflow Specifications, and Capaci- tance on Crystal Pins. Removed Third Party Tools and Build a PSoC Emulator into your Board. Updated Ordering Code Definitions on page 54. Updated Ordering Information table. Updated links in Sales, Solutions, and Legal Information.
*Q	2949177	ECU	06/10/2010	Updated content to match current style guide and data sheet template. No technical updates
*R	3032514	NJF	09/17/10	Added PSoC Device Characteristics table. Added DC I ² C Specifications table. Added T _{32K U} max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Analog reference tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I ² C Timing Diagram. They were updated for clearer understanding. Updated Figure 13 since the labelling for y-axis was incorrect. Template and styles update.
*S	3092470	GDK	11/22/10	Removed the following pruned parts from the data sheet. CY8C27643-24LFXIT CY8C27643-24LFXI
*T	3180303	HMI	02/23/2011	Updated Packaging Information.
*U	3378917	GIR	09/28/2011	The text "Pin must be left floating" is included under Description of NC pin in Table 8 on page 14. Updated Table 42 on page 50 for improved clarity. Removed Footnote # 31 and its reference under Table 42 on page 50. Removed inactive part CY8C27643-24LKXI from Table 43 on page 52.
*V	3525102	UVS	02/14/2012	Updated 48-pin sawn QFN package revision. No technical update.
*W	3598316	LURE / XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit".
*Х	3959251	GVH	04/09/2013	Updated Packaging Information: spec 51-85014 – Changed revision from *F to *G. spec 51-85061 – Changed revision from *E to *F. spec 001-13191 – Changed revision from *F to *G. spec 51-85062 – Changed revision from *E to *F. Added Errata.
*Υ	3997627	GVH	05/11/2013	Updated Packaging Information: spec 51-85026 – Changed revision from *F to *G. Updated Errata.