



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 4x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c27443-24sxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

PSoC Functional Overview	4
PSoC Core	4
Digital System	
Analog System	5
Additional System Resources	6
PSoC Device Characteristics	6
Development Tools	7
PSoC Designer Software Subsystems	
Designing with PSoC Designer	8
Select User Modules	8
Configure User Modules	
Organize and Connect	
Generate, Verify, and Debug	8
Pinouts	9
8-pin Part Pinout	
20-pin Part Pinout	
28-pin Part Pinout	
44-pin Part Pinout	
48-pin Part Pinout	12
56-pin Part Pinout	
Register Reference	
Register Conventions	
Register Mapping Tables	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Electrical Characteristics	
AC Electrical Characteristics	35

Packaging Information	44
Packaging Dimensions	
Thermal Impedances	
Capacitance on Crystal Pins	
Solder Reflow Specifications	
Development Tool Selection	
Software	
Development Kits	-
Evaluation Tools	
Device Programmers	-
Accessories (Emulation and Programming)	
Ordering Information	
Ordering Code Definitions	
Acronyms	
Reference Documents	
Document Conventions	
Units of Measure	
Numeric Conventions	
Glossary	
Errata	
In Production	
Not in Production	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	69
Products	69
PSoC® Solutions	
Cypress Developer Community	69
Technical Support	



Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.

- The I²C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced power-on reset (POR) circuit eliminates the need for a system supervisor.
- An internal 1.3-V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2-V battery cell, providing a low cost boost converter.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted in Table 1.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 ^[4]	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 ^[4]	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 ^[4]	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 ^[4]	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 ^[4]	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 ^[4, 5]	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 ^[4, 5]	up to 2 K	up to 32 K

Table 1. PSoC Device Characteristics

4. Limited analog functionality.

5. Two analog blocks and one CapSense[®].



Development Tools

PSoC Designer[™] is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I²C slaves and masters
- □ Full-speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.


The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.



28-pin Part Pinout

Table 4. Pin Definitions – 28-pin PDIP, SSOP, SOIC

Pin No.	Ту	ре	Pin	Description			
PIN NO.	Digital	Analog	Name	Description			
1	I/O	I	P0[7]	Analog column mux input			
2	I/O	I/O	P0[5]	Analog column mux input and column output			
3	I/O	I/O	P0[3]	Analog column mux input and column output			
4	I/O	I	P0[1]	Analog column mux input			
5	I/O		P2[7]				
6	I/O		P2[5]				
7	I/O	I	P2[3]	Direct switched capacitor block input			
8	I/O	I	P2[1]	Direct switched capacitor block input			
9	Pov	wer	SMP	Switch mode pump (SMP) connection to external components required			
10	I/O		P1[7]	I ² C SCL			
11	I/O		P1[5]	I ² C SDA			
12	I/O		P1[3]				
13	I/O		P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[7]			
14	Pov	wer	Vss	Ground connection.			
15	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[7]			
16	I/O		P1[2]				
17	I/O		P1[4]	Optional external clock input (EXTCLK)			
18	I/O		P1[6]				
19	Inp	out	XRES	Active high external reset with internal pull down			
20	I/O	I	P2[0]	Direct switched capacitor block input			
21	I/O	I	P2[2]	Direct switched capacitor block input			
22	I/O		P2[4]	External analog ground (AGND)			
23	I/O		P2[6]	External voltage reference (V _{REF})			
24	I/O	I	P0[0]	Analog column mux input			
25	I/O	I/O	P0[2]	Analog column mux input and column output			
26	I/O	I/O	P0[4]	Analog column mux input and column output			
27	I/O	I	P0[6]	Analog column mux input			
28	Pov	wer	V_{DD}	Supply voltage			



Vss 🗖 14

LEGEND: A = Analog, I = Input, and O = Output.

Note

7. These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Programmable System-on-Chip Technical Reference Manual for details.



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C27x43 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent datasheet by going to the web at http://www.cypress.com.

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications for devices running at greater than 12 MHz are valid for –40 °C \leq T_A \leq 70 °C and T_J \leq 82 °C.




Figure 11. Voltage versus CPU Frequency

Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 12. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Unit	Notes
T _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T _{BAKETEMP}	Bake temperature	-	125	See package label	°C	
^t вакетіме	Bake time	See package label	-	72	Hours	
T _A	Ambient temperature with power applied	-40	-	+85	°C	
V _{DD}	Supply voltage on V _{DD} relative to Vss	-0.5	-	+6.0	V	
V _{IO}	DC input voltage	Vss - 0.5	-	V _{DD} + 0.5	V	
V _{IOZ}	DC voltage applied to tristate	Vss – 0.5	-	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	_	+50	mA	
I _{MAIO}	Maximum current into any port pin configured as analog driver	-50	_	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human body model ESD.
LU	Latch-up current	-	-	200	mA	



Operating Temperature

Table 13. Operating Temperature

Symbol	Description	Min	Тур	Max	Unit	Notes
T _A	Ambient temperature	-40	-	+85	°C	
TJ	Junction temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 50. The user must limit the power consumption to comply with this requirement.

DC Electrical Characteristics

DC Chip-Level Specifications

Table 14 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 14. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{DD}	Supply voltage	3.00	-	5.25	V	
I _{DD}	Supply current	_	5	8	mA	Conditions are V_{DD} = 5.0 V, T _A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I _{DD3}	Supply current	-	3.3	6.0	mA	Conditions are V_{DD} = 3.3 V, T _A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I _{SB}	Sleep (Mode) current with POR, LVD, sleep timer, and WDT. ^[13]	_	3	6.5	μA	Conditions are with internal slow speed oscillator, V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C.
I _{SBH}	Sleep (Mode) current with POR, LVD, sleep timer, and WDT at high temperature. ^[13]	_	4	25	μA	Conditions are with internal slow speed oscillator, V _{DD} = 3.3 V, 55 °C < T _A \leq 85 °C.
I _{SBXTL}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal. ^[13]	_	4	7.5	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C.
I _{SBXTLH}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal at high temperature. $[13]$	_	5	26	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, 55 °C < T _A \leq 85 °C.
V _{REF}	Reference voltage (Bandgap) for Silicon A [14]	1.275	1.300	1.325	V	Trimmed for appropriate V _{DD} .
V _{REF}	Reference voltage (Bandgap) for Silicon B ^[14]	1.280	1.300	1.320	V	Trimmed for appropriate V _{DD} .

Notes

14. Refer to the Ordering Information on page 53.

^{13.} Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



Table 19. 5-V DC Analog Output Buffer Specifications (continued)

Symbol	Description	Min	Тур	Max	Unit	Notes
I _{SOB}	Supply current including opamp bias cell (no load) Power = low Power = high		1.1 2.6	5.1 8.8	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	60	64	_	dB	
I _{OMAX}	Maximum output current	_	40	_	mA	
CL	Load capacitance	-	-	200	pF	This specification applies to the external circuit driven by the analog output buffer.

Table 20. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{OSOB}	Input offset voltage (absolute value) Power = Iow, Opamp bias = Iow Power = Iow, Opamp bias = high Power = high, Opamp bias = Iow Power = high, Opamp bias = high		3.2 3.2 6 6	20 20 25 25	mV mV mV mV	High power setting is not recommended.
TCV _{OSOB}	Average input offset voltage drift Power = Iow, Opamp bias = Iow Power = Iow, Opamp bias = high Power = high, Opamp bias = Iow Power = high, Opamp bias = high		9 9 12 12	55 55 70 70	μV/°C μV/°C μV/°C μV/°C	High power setting is not recommended.
V _{CMOB}	Common-mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high		1 1		$\Omega \Omega$	
V _{OHIGHOB}	High output voltage swing (load = 32 ohms to V _{DD} /2) Power = low Power = high	0.5 × V _{DD} + 1.0 0.5 × V _{DD} + 1.0			V V	
V _{OLOWOB}	Low output voltage swing (load = 32 ohms to V _{DD} /2) Power = low Power = high	-	-	0.5 × V _{DD} – 1.0 0.5 × V _{DD} – 1.0	V V	
I _{SOB}	Supply current including opamp bias cell (no load) Power = low Power = high	-	0.8 2.0	2 4.3	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	60	64	-	dB	
CL	Load capacitance	-	-	200	pF	This specification applies to the external circuit driven by the analog output buffer.



AC Electrical Characteristics

AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 28. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
F _{IMO}	Internal main oscillator (IMO) frequency	23.4	24	24.6 ^[22]	MHz	Trimmed. Utilizing factory trim values.
F _{CPU1}	CPU frequency (5 V nominal)	0.0914	24	24.6 ^[22]	MHz	Trimmed. Utilizing factory trim values. SLIMO mode = 0.
F _{CPU2}	CPU frequency (3.3 V nominal)	0.0914	12	12.3 ^[23]	MHz	Trimmed. Utilizing factory trim values. SLIMO mode = 0.
F _{48M}	Digital PSoC block frequency	0	48	49.2 ^[22, 24]	MHz	Refer to AC Digital Block Specifications on page 40.
F _{24M}	Digital PSoC block frequency	0	24	24.6 ^[24]	MHz	
F _{32K1}	Internal low speed oscillator (ILO) frequency	15	32	64	kHz	
F _{32K2}	External crystal oscillator	-	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{32K_U}	ILO untrimmed frequency	5	-	100	kHz	After a reset and before the m8c starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this
F _{PLL}	PLL frequency	-	23.986	_	MHz	Multiple (x732) of crystal frequency.
t _{PLLSLEW}	PLL lock time	0.5	-	10	ms	
t _{PLLSLEWSLOW}	PLL lock time for low gain setting	0.5	-	50	ms	
t _{OS}	External crystal oscillator startup to 1%	-	1700	2620	ms	
tosacc	External crystal oscillator startup to 100 ppm	_	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T _{osacc} period. Correct operation assumes a properly loaded 1 μ W maximum drive level 32.768 kHz crystal. 3.0 V \leq V _{DD} \leq 5.5 V, -40 °C \leq T _A \leq 85 °C.
t _{XRST}	External reset pulse width	10	-	_	μs	
DC _{24M}	24 MHz duty cycle	40	50	60	%	
DC _{ILO}	ILO duty cycle	20	50	80	%	
Step _{24M}	24 MHz trim step size	-	50	-	kHz	
t _{POWERUP}	Time from end of POR to CPU executing code	-	16	100	ms	wer-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
Fout _{48M}	48 MHz output frequency	46.8	48.0	49.2 ^[22, 23]	MHz	Trimmed. Utilizing factory trim values.
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
SR _{POWER_UP}	Power supply slew rate	_	-	250	V/ms	V _{DD} slew rate during power-up.

Notes

22.4.75 V < V_{DD} < 5.25 V. 23.3.0 V < V_{DD} < 3.6 V. See application note Adjusting PSoC[®] Trims for 3.3 V and 2.7 V Operation – AN2012 for information on trimming for operation at 3.3 V. 24. See the individual user module datasheets for information on maximum frequencies for user modules.



At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 18. Typical Opamp Noise

AC Low-Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 32. AC Low-Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
t _{RLPC}	LPC response time	-	-	50	μS	\geq 50 mV overdrive comparator reference set within V _{REFLPC} .



AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

 Table 33. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency	ck input clock frequency				
	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V _{DD} < 4.75 V	_	-	24.6	MHz	
Timer ^[26, 27]	Input clock frequency					
	No capture, $V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	No capture, V _{DD} < 4.75 V	-	-	24.6	MHz	
	With capture	-	-	24.6	MHz	
	Capture pulse width	50 ^[28]	-	-	ns	
Counter	Input clock frequency	•		•	•	
	No enable input, $V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	No enable input, V _{DD} < 4.75 V	-	-	24.6	MHz	
	With enable input	-	-	24.6	MHz	
	Enable input pulse width	50 ^[28]	-	-	ns	
Dead Band	Kill pulse width					
	Asynchronous restart mode	20	-	-	ns	
	Synchronous restart mode	50 ^[28]	-	-	ns	
	Disable mode	50 ^[28]	-	-	ns	
	Input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	
CRCPRS	Input clock frequency					
(PRS Mode)	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	
CRCPRS (CRC Mode)	Input clock frequency	_	-	24.6	MHz	
SPIM	Input clock frequency	-	_	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS ^[29]	Input clock (SCLK) frequency	-	-	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 ^[28]	-	-	ns	
Transmitter	Input clock frequency	•		•	•	The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	49.2	MHz	divided by 8.
	$V_{DD} \ge 4.75 \text{ V}, 1 \text{ stop bit}$	-	-	24.6	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	
Receiver	Input clock frequency			The baud rate is equal to the input clock frequency divided by 8.		
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	49.2	MHz	1
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	24.6	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	

Notes

26. Errata: When operated between 4.75V to 5.25V, the input capture signal cannot be sourced from Row Output signals or the Broadcast clock signals. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.

27. Errata: When operated between 3.0V to 4.75V, the input capture signal can only be sourced from Row input signal that has been re-synchronized. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.

28.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

29. Errata: In PSoC, when one output of one SPI Slave block is connected to the input of other SPI slave block, data is shifted correctly but last bit is read incorrectly. For the workaround and more information related to this problem, see "Errata" on page 61.










Figure 22. 20-pin SOIC (0.513 × 0.300 × 0.0932 Inches) Package Outline, 51-85024




51-85014 *G










NOTE :

- 1. JEDEC STD REF MO-119
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN.


PART #			
STANDARD PKG.			
LEAD FREE PKG.			
LEAD FREE PKG.			




51-85026 *H



Figure 26. 44-pin TQFP (10 × 10 × 1.4 mm) A44S Package Outline, 51-85064





51-85061 *F



Thermal Impedances

Table 40. Thermal Impedances per Package

Package	Typical θ _{JA} ^[34]		
8-pin PDIP	120 °C/W		
20-pin SSOP	116 °C/W		
20-pin SOIC	79 °C/W		
28-pin PDIP	67 °C/W		
28-pin SSOP	95 °C/W		
28-pin SOIC	68 °C/W		
44-pin TQFP	61 °C/W		
48-pin SSOP	69 °C/W		
48-pin QFN ^[35]	18 °C/W		
56-pin SSOP	47 °C/W		

Capacitance on Crystal Pins

Table 41. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
8-pin PDIP	2.8 pF
20-pin SSOP	2.6 pF
20-pin SOIC	2.5 pF
28-pin PDIP	3.5 pF
28-pin SSOP	2.8 pF
28-pin SOIC	2.7 pF
44-pin TQFP	2.6 pF
48-pin SSOP	3.3 pF
48-pin QFN	2.3 pF
56-pin SSOP	3.3 pF

Solder Reflow Specifications

The following table shows the solder reflow temperature limits that must not be exceeded. Thermap ramp rate should 3 °C or lower.

Table 42. Solder Reflow Specifications

Package	Maximum Peak Temperature (T _C) ^[36]	Maximum Time above T _C – 5 °C
8-pin PDIP	260 °C	30 seconds
20-pin SSOP	260 °C	30 seconds
20-pin SOIC	260 °C	30 seconds
28-pin PDIP	260 °C	30 seconds
28-pin SSOP	260 °C	30 seconds
28-pin SOIC	260 °C	30 seconds
44-pin TQFP	260 °C	30 seconds
48-pin SSOP	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
56-pin SSOP	260 °C	30 seconds

Notes

34. T_J = T_A + POWER × θ_{JA}.
 35. To achieve the thermal impedance specified for the QFN package, refer to *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845* available at http://www.cypress.com.
 36. Refer to Table 44 on page 53.



Development Tool Selection

This chapter presents the development tools available for all current PSoC device families including the CY8C27x43 family.

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits can be purchased from the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface lets you to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit lets you to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack



Acronyms

Table 45 lists the acronyms that are used in this document.

Table 45.	Acronyms Used in this Datasheet	
-----------	---------------------------------	--

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	OCD	on-chip debug
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	PLL	phase-locked loop
СТ	continuous time	POR	power on reset
DAC	digital-to-analog converter	PPOR	precision power on reset
DC	direct current	PRS	pseudo-random sequence
DTMF	dual-tone multi-frequency	PSoC	Programmable System-on-Chip
ECO	external crystal oscillator	PWM	pulse width modulator
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads
GPIO	general purpose I/O	RTC	real time clock
ICE	in-circuit emulator	SAR	successive approximation
IDE	integrated development environment	SC	switched capacitor
ILO	internal low speed oscillator	SMP	switch mode pump
IMO	internal main oscillator	SOIC	small-outline integrated circuit
I/O	input/output	SPI	serial peripheral interface
IrDA	infrared data association	SRAM	static random access memory
ISSP	in-system serial programming	SROM	supervisory read only memory
LCD	liquid crystal display	SSOP	shrink small-outline package
LED	light-emitting diode	TQFP	thin quad flat pack
LPC	low power comparator	UART	universal asynchronous reciever / transmitter
LVD	low voltage detect	USB	universal serial bus
MAC	multiply-accumulate	WDT	watchdog timer
MCU	microcontroller unit	XRES	external reset

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29X66,CY8C27X43, CY8C24X94, CY8C24X23, CY8C24X23A,CY8C22X13, CY8C21X34, CY8C21X34B, CY8C21X23,CY7C64215, CY7C603XX, CY8CNP1XX, and CYWUSB6953 PSoC(R) Programmable System-on-chip Technical Reference Manual (TRM) (001-14463)

PSoC[®] 1 - *Reading and Writing Flash* – *AN2015* (001-40459)

Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 available at http://www.cypress.com.



Glossary (continued)

microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	 A disturbance that affects a signal and that may distort the information carried by the signal. The random variations of one or more characteristics of any entity such as voltage, current, or data.
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
Phase-locked loop (PLL)	An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
Power on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is a type of hardware reset.
PSoC [®]	Cypress Semiconductor's PSoC [®] is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied measurand
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a know state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	1. Pertaining to a process in which all events occur one after the other.
	Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



Not in Production

Part Numbers Affected

Part Number				
CY8C27143				
CY8C27243				
CY8C27443				
CY8C27543				
CY8C27643				

Qualification Status

CY8C27X43 Rev. A - Not in production

Errata Summary

The following table defines the errata applicability to available devices.

Items	Part Number	Silicon Revision	Fix Status
1. The Timer Capture Input signal is limited to re-synchronized Row Inputs or Analog Comparator bus inputs when operating over 4.75 V.	All parts affected	A	Fix confirmed in Silicon Rev B
2. The Timer Capture Inputs are limited to re-synchronized Row Inputs when operating at less than 4.75 V.	All parts affected	A	Fix confirmed in Silicon Rev B
3. The I2C_CFG, I2C_SCR, and I2C_MSCR registers have some restrictions as to the CPU frequency that must be in effect when these registers are written.	All parts affected	A	Fix confirmed in Silicon Rev B

1. The Timer Capture Input signal is limited to re-synchronized Row Inputs or Analog Comparator bus inputs when operating over 4.75 V.

Problem Definition

When the device is operating at 4.75 V to 5.25 V, the Input Capture signal source for a digital block operating in Timer mode is limited to either a Row Input signal that has been re-synchronized, or an Analog Comparator bus input. The Row Output signals, or the Broadcast clock signals, cannot be used as a source for the Timer Capture signal.

Parameters Affected

NA

Trigger Condition(S)

Device operating with VCC between 4.75 V to 5.25 V.

Scope of Impact

Digital blocks operating in timer mode and user modules relying on the timer's output are affected by this errata element.

Workaround

To connect the Input Capture signal to the output of another block in the same row, run the output of that block to a Row Output, then to a Global Output, then back to a Global Input, then a Row Input, where the signal can be resynchronized. When connecting the Input Capture signal to an output of a block in a different row, the connection will naturally follow the path of Global Output, to Global Input, then to Row Input.

Fix Status

Fix in silicon rev B



2. The Timer Capture Inputs are limited to re-synchronized Row Inputs when operating at less than 4.75 V.

Problem Definition

When the device is operating at 3.0 V to 4.75 V, the Input Capture signal source for a digital block operating in Timer mode is limited to a Row Input signal that has been re-synchronized. Maximum width is 16-bits Timer Capture less than 4.75 V. The Row Output signals, Analog Comparator input signals, or the Broadcast Clock signals cannot be used as a source for the Timer Capture signal.

Parameters Affected

NA

■ Trigger Condition(S)

Device operating with VCC between 3.0 V to 4.75 V.

Scope of Impact

Digital blocks operating in timer mode and user modules relying on the timer's output are affected by this errata element.

Workaround

To connect the input capture signal to the output of another block, run the output of that block to a row output, then to a global output, back to a global input, then a row input, where the signal can be re-synchronized.

To connect an analog comparator bus signal to an input capture, this signal must be routed to pass through a re-synchronizer. The only way this can be accomplished is to route the analog comparator on an analog output bus to connect with an I/O pin. This will use up the resource of the analog output bus, and even though this bus is designed for analog signals, the digital signal from the Analog Comparator operates correctly when transmitted on this bus. After the signal reaches the pin, it is converted back to a digital signal and is communicated back to the digital array using the global input bus for that pin. To make this connection, the port pin must be setup with the global input bus enabled. To enable this configuration within PSoC Designer[™], first turn ON the analog output, and then enable the global input.




Figure 30. Resynchronized

Fix Status

Fix in silicon rev B

3. The I2C_CFG, I2C_SCR, and I2C_MSCR registers have some restrictions as to the CPU frequency that must be in effect when these registers are written.

Problem Definition

The CPU frequency must be set to one of the recommended values just prior to a write to these registers and can be immediately set back to the original operating frequency in the instruction just following the register write. A write instruction to these registers occurring at a CPU frequency that is not recommended could result in unpredictable behavior. The table below lists the possible selections of the CPU memory for writes to the I2C_CFG, I2C_SCR, and I2C_MSCR registers, and it highlights the particular settings that are recommended (Rec) and not recommended (NR).