

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	44
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 4x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c27643-24ltxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.

- The I<sup>2</sup>C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced power-on reset (POR) circuit eliminates the need for a system supervisor.
- An internal 1.3-V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2-V battery cell, providing a low cost boost converter.

#### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted in Table 1.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[4]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 <sup>[4]</sup>	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 <sup>[4]</sup>	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 <sup>[4]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[4]</sup>	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 <sup>[4, 5]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[4, 5]</sup>	up to 2 K	up to 32 K

#### Table 1. PSoC Device Characteristics

4. Limited analog functionality.


5. Two analog blocks and one CapSense<sup>®</sup>.



Table 7.	Pin Definitions	- 48-pin Part	Pinout (QFN)
----------	-----------------	---------------	--------------

Pin DigitalVipePin AnalogDescription11/OIP2[3]Direct switched capacitor block input21/OIP2[1]Direct switched capacitor block input31/OP4[7]Direct switched capacitor block input41/OP4[3]Intert switched capacitor block input51/OP4[1]Direct switched capacitor block input61/OP4[3]Intert switched capacitor block input7PP4[1]SMP connection to external components required81/OP3[7]SMP connection to external components required81/OP3[7]Intert switched required91/OP3[7]Intert switched required101/OP3[7]Intert switched required111/OP3[7]Intert switched required121/OP3[7]Intert switched required131/OP5[3]Intert switched required141/OP1[7]If C SCL151/OP1[7]If C SCL161/OP1[8]Crystal input (XTALin), If C SCL, ISSP-SDAT171/OP1[9]Crystal input (XTALin), If C SDA, ISSP-SDAT18PO-P1[9]Crystal output (XTALin), If C SDA, ISSP-SDAT191/OP1[9]Optional external clock input (EXTCLK)201/OP1[9]Crystal output (XTALin), If C SDA, ISSP-SDAT211/OP1[9]Crysta		able 7. Pin Definitions – 48-pin Part Pinout (QFN)										
Process         Process         Direct switched capacitor block input           2         I/O         I         P2[1]         Direct switched capacitor block input           3         I/O         P4[7]         Direct switched capacitor block input           3         I/O         P4[7]         Direct switched capacitor block input           4         I/O         P4[7]         Participation           5         I/O         P4[1]         Participation           6         I/O         P4[1]         Participation           7         Power         SMP         SMP connection to external components required           8         I/O         P3[3]         Participation         Participation           9         I/O         P3[3]         Participation         Participation           10         I/O         P3[3]         Participation         Participation           11         I/O         P5[3]         Participation         Participation           12         I/O         P1[7]         I/C SDA         Participation         Participation           14         I/O         P1[7]         I/C SDA         Participation         Participation           17         I/O         P1[7]         Cr	Pin	-	-	Pin Namo	Description							
Image: Constraint of the second sec		•	-		Direct quitched conspiter block input							
3         I/O         P4[7]           4         I/O         P4[5]           5         I/O         P4[5]           6         I/O         P4[1]           7         Power         SMP         SMP connection to external components required           8         I/O         P3[7]         Power         SMP           9         I/O         P3[5]         Power         P3[6]           10         I/O         P3[7]         Power         P3[7]           11         I/O         P3[7]         Power         P3[7]           12         I/O         P3[1]         Power         P3[3]           13         I/O         P5[1]         Power         P1[5]           14         I/O         P1[5]         I <sup>2</sup> C SCL         P1[3]           16         I/O         P1[3]         Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SDLTA <sup>111</sup> P1[0]           18         Power         Vss         Ground connection.         P1[2]           21         I/O         P1[2]         P1[1]         Crystal output (XTALin), I <sup>2</sup> C SDA, ISSP-SDLTA <sup>111</sup> 23         I/O         P3[2]         P1[4]         Optional external clock input (EXTCLK)	-	-	-	••								
4         I/O         P4[5]           5         I/O         P4[3]           6         I/O         P4[1]           7         Power         SMP         SMP connection to external components required           8         I/O         P3[7]         Particle         Particle           9         I/O         P3[3]         Particle         Particle           10         I/O         P3[1]         Particle         Particle           11         I/O         P3[1]         Particle         Particle           12         I/O         P5[3]         Particle         Particle           13         I/O         P5[1]         Particle         Particle           14         I/O         P1[7]         I <sup>2</sup> C SDA         Particle           15         I/O         P1[6]         Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>111</sup> 18         Power         Vss         Ground connection.           19         I/O         P1[6]         Crystal output (XTALin), I <sup>2</sup> C SDA, ISSP-SDATA <sup>11</sup> 21         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>11</sup> 23         I/O         P1[6]         Particle         Particle		-	1	•••								
5I/OP4[3]6I/OP4[1]7PowerSMPSMP connection to external components required8I/OP3[7]9I/OP3[3]10I/OP3[3]11I/OP3[3]12I/OP5[3]13I/OP6[1]14I/OP1[7]15I/OP1[5]16I/OP1[6]17I/OP1[7]18PowerVss19I/OP1[1]21I/OP1[2]22I/OP1[2]23I/OP1[2]24I/OP1[6]25I/OP3[0]26I/OP3[0]27I/OP3[6]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[6]31I/OP4[6]33I/OP4[6]34I/OP2[2]29InputXRESActive high external reset with internal pull down31I/OP4[6]33I/OP4[6]34I/OP2[2]35I/OP2[4]36I/OP2[4]37I/OP2[4]38I/OP4[6]34I/OP2[6]35I/OP2[6]36I/OP2[6]37I/OP2[6] </td <td></td> <td>-</td> <td></td> <td>•••</td> <td></td>		-		•••								
6         I/O         P4[1]           7         Power         SMP         SMP connection to external components required           8         I/O         P3[7]         SMP connection to external components required           9         I/O         P3[5]         SMP connection to external components required           10         I/O         P3[5]         SMP connection to external components required           11         I/O         P3[5]         SMP connection to external components required           11         I/O         P3[6]         SMP connection to external components required           13         I/O         P5[3]         SMP connection           14         I/O         P1[7]         I <sup>2</sup> C SCL           15         I/O         P1[3]         Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[11]</sup> 16         I/O         P1[2]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 20         I/O         P1[4]         Optional external clock input (EXTCLK)           21         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 23         I/O         P1[4]         Optional external clock input (EXTCLK)           22         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA				•••								
Power         SMP         SMP connection to external components required           8         I/O         P3[7]         Pailon           9         I/O         P3[5]         Pailon           10         I/O         P3[3]         Pailon           11         I/O         P3[1]         Pailon           12         I/O         P5[1]         Pailon           13         I/O         P5[1]         Pailon           14         I/O         P1[7]         I <sup>2</sup> C SCL           15         I/O         P1[8]         I <sup>2</sup> C SCL           16         I/O         P1[8]         I <sup>2</sup> C SCL           17         I/O         P1[1]         Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SDATA           18         Power         Vss         Ground connection.           19         I/O         P1[1]         Crystal input (XTALin), I <sup>2</sup> C SDA, ISSP-SDATA           20         I/O         P1[2]         Pailon         Pailon           21         I/O         P1[4]         Optional external clock input (EXTCLK)           22         I/O         P3[2]         Pailon         Pailon           23         I/O         P3[2]         Pailon         Pailon	-	-		•••								
required         required           8         I/O         P3[7]           9         I/O         P3[5]           10         I/O         P3[3]           11         I/O         P3[3]           12         I/O         P5[3]           13         I/O         P5[1]           14         I/O         P1[7]         I <sup>2</sup> C SCL           15         I/O         P1[8]         Import (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>111</sup> 16         I/O         P1[1]         Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SDATA <sup>111</sup> 18         Power         Vss         Ground connection.           19         I/O         P1[2]         Import (XTALin), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> 20         I/O         P1[4]         Optional external clock input (EXTCLK)           21         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> 23         I/O         P1[2]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> 24         I/O         P1[2]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> 25         I/O         P1[3]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> 26         I/O         <		-	Nor	••	SMP connection to external components							
9         I/O         P3[5]           10         I/O         P3[3]           11         I/O         P3[1]           12         I/O         P5[1]           13         I/O         P5[1]           14         I/O         P1[7]         I²C SCL           15         I/O         P1[5]         I²C SCL           16         I/O         P1[3]         I?C SCL           17         I/O         P1[1]         Crystal input (XTALin), I²C SCL, ISSP-SCLK <sup>[11]</sup> 18         Power         Vss         Ground connection.           19         I/O         P1[0]         Crystal output (XTALun), I²C SDA, ISSP-SDATA <sup>[11]</sup> 20         I/O         P1[2]         Crystal output (XTALun), I²C SDA, ISSP-SDATA <sup>[11]</sup> 21         I/O         P1[4]         Optional external clock input (EXTCLK)           22         I/O         P1[6]         Crystal output (XTALun), I²C SDA, ISSP-SDATA <sup>[11]</sup> 23         I/O         P1[6]         Crystal output (XTALun), I²C SDA, ISSP-SDATA <sup>[11]</sup> 24         I/O         P1[6]         Crystal output (XTALun), I²C SDA, ISSP-SDATA <sup>[11]</sup> 25         I/O         P3[6]         Crystal output (XTALun), I²C SDA, ISSP-SDATA <sup>[11]</sup>	'			_								
10       I/O       P3[3]         11       I/O       P3[1]         12       I/O       P5[1]         13       I/O       P5[1]         14       I/O       P1[7]       I <sup>2</sup> C SCL         15       I/O       P1[7]       I <sup>2</sup> C SDA         16       I/O       P1[3]       Irrestal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>(11)</sup> 18       Power       Vss       Ground connection.         19       I/O       P1[2]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>(11)</sup> 20       I/O       P1[2]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>(11)</sup> 21       I/O       P1[2]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>(11)</sup> 22       I/O       P1[2]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>(11)</sup> 23       I/O       P1[4]       Optional external clock input (EXTCLK)         24       I/O       P5[2]       Constance         25       I/O       P3[4]       Constance         26       I/O       P3[6]       Constance         29       Input       XRES       Active high external reset with internal pull down         30       I/O       P4[0]       Constance												
11       I/O       P3(1)         12       I/O       P5(3)         13       I/O       P5(1)         14       I/O       P1(1)       I²C SCL         15       I/O       P1(5)       I²C SDA         16       I/O       P1(3)       I?C SDA         16       I/O       P1(1)       Crystal input (XTALin), I²C SCL, ISSP-SCLK <sup>(11)</sup> 18       Power       Vss       Ground connection.         19       I/O       P1(2)       Crystal output (XTALout), I²C SDA, ISSP-SDATA <sup>(11)</sup> 20       I/O       P1[2]       Crystal output (XTALout), I²C SDA, ISSP-SDATA <sup>(11)</sup> 21       I/O       P1[2]       Crystal output (XTALout), I²C SDA, ISSP-SDATA <sup>(11)</sup> 22       I/O       P1[2]       Crystal output (XTALout), I²C SDA, ISSP-SDATA <sup>(11)</sup> 23       I/O       P1[4]       Optional external clock input (EXTCLK)         24       I/O       P5[2]       Crystal output (XTALout), I²C SDA, ISSP-SDATA <sup>(11)</sup> 25       I/O       P3[0]       Crystal output (XTALout), I²C SDA, ISSP-SDATA <sup>(11)</sup> 28       I/O       P3[0]       Crystal output (XTALout), I²C SDA, ISSP-SDATA <sup>(11)</sup> 29       Input       XRES       Active high external reset with i	-											
12       I/O       P5(3)         13       I/O       P5(1)         14       I/O       P1(7)       I <sup>2</sup> C SCL         15       I/O       P1[5)       I <sup>2</sup> C SDA         16       I/O       P1[3)       Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK(11)         17       I/O       P1[1]       Crystal output (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK(11)         18       Power       Vss       Ground connection.         19       I/O       P1[2]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> ]         20       I/O       P1[2]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> ]         21       I/O       P1[4]       Optional external clock input (EXTCLK)         22       I/O       P1[6]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> ]         23       I/O       P1[4]       Optional external clock input (EXTCLK)         24       I/O       P5[2]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> ]         25       I/O       P3[4]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> ]         28       I/O       P3[6]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>111</sup> ]         30       I/O       P4[6]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>11</sup> ] <td>-</td> <td>-</td> <td></td> <td></td> <td></td>	-	-										
13       I/O       P5(1)         14       I/O       P1[7]       I <sup>2</sup> C SCL         15       I/O       P1[5]       I <sup>2</sup> C SDA         16       I/O       P1[3]       I/Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[11]</sup> 17       I/O       P1[1]       Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[11]</sup> 18       Power       Vss       Ground connection.         19       I/O       P1[0]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 20       I/O       P1[2]          21       I/O       P1[6]          23       I/O       P5[0]          24       I/O       P5[2]          25       I/O       P3[6]          26       I/O       P3[6]          27       I/O       P3[6]          28       I/O       P4[6]          30       I/O       P4[6]          31       I/O       P4[4]          33       I/O       P4[6]          34       I/O       P2[2]       Direct switched capacitor block input         35       I/O <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>												
14         I/O         P1(7)         I <sup>2</sup> C SCL           15         I/O         P1(5)         I <sup>2</sup> C SDA           16         I/O         P1(3)           17         I/O         P1(1)         Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[11]</sup> 18         Power         Vss         Ground connection.           19         I/O         P1(1)         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 20         I/O         P1[2]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 21         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 22         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 23         I/O         P5[2]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 24         I/O         P5[2]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 25         I/O         P3[4]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 28         I/O         P3[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 29         Input         XRES         Active high external reset with internal pull down           30         I/O         P4[0]         C												
1         1/0         P1[5]         1/2 SDA           16         1/0         P1[3]         Crystal input, (XTALin), 1 <sup>2</sup> C SCL, ISSP-SCLK <sup>[11]</sup> 17         1/0         P1[1]         Crystal output, (XTALin), 1 <sup>2</sup> C SCL, ISSP-SCLK <sup>[11]</sup> 18         Power         Vss         Ground connection.           19         1/0         P1[0]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 20         1/0         P1[2]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 21         1/0         P1[6]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 21         1/0         P1[6]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 22         1/0         P1[6]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 23         1/0         P1[6]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 24         1/0         P5[0]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 24         1/0         P3[6]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 25         1/0         P3[6]         Crystal output, (XTALout), 1 <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 26         1/0         P3[6]         Crystal output, ISSP-SDATA <sup>[11]</sup>												
16         I/O         P1[3]           17         I/O         P1[1]         Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[11]</sup> 18         Power         Vss         Ground connection.           19         I/O         P1[0]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 20         I/O         P1[2]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 21         I/O         P1[4]         Optional external clock input (EXTCLK)           22         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 23         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 24         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 25         I/O         P1[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 25         I/O         P5[2]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 26         I/O         P3[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 28         I/O         P3[6]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 30         I/O         P4[0]         Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup>		-		••								
17       I/O       P1[1]       Crystal input (XTALin), $1^2$ C SCL, ISSP-SCLK <sup>[11]</sup> 18       Power       Vss       Ground connection.         19       I/O       P1[0]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 20       I/O       P1[2]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 20       I/O       P1[2]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 21       I/O       P1[6]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 22       I/O       P1[6]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 23       I/O       P1[6]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 24       I/O       P1[6]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 23       I/O       P5[0]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 24       I/O       P5[0]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 24       I/O       P5[0]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 25       I/O       P3[0]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup> 26       I/O       P3[0]       Crystal output (XTALunt), $1^2$ C SDA, ISSP-SDATA <sup>[11]</sup>					I <sup>2</sup> C SDA							
18PowerVssGround connection.19I/OP1[0]Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 20I/OP1[2]21I/OP1[4]Optional external clock input (EXTCLK)22I/OP1[6]23I/OP5[0]24I/OP5[2]25I/OP3[2]26I/OP3[4]27I/OP3[6]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[4]33I/OP4[6]34I/OP2[2]35I/OP2[4]36I/OP2[4]37I/OP2[4]38I/OP2[6]39I/OP2[6]31I/OP2[4]33I/OP4[6]34I/OI75I/OP2[4]36I/OP2[6]37I/OP2[6]38I/OI90I/OP0[2]39I/OI/O91I/OP0[6]41I/OI92I/OP1[4]42PowerVD43I/OI44I/OI/O45I/OI46I/OI47I/O48I/OI49I/O <td></td> <td></td> <td></td> <td></td> <td></td>												
19       I/O       P1[0]       Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup> 20       I/O       P1[2]         21       I/O       P1[4]       Optional external clock input (EXTCLK)         22       I/O       P1[6]          23       I/O       P5[0]          24       I/O       P5[2]          25       I/O       P3[4]          26       I/O       P3[4]          27       I/O       P3[6]          28       I/O       P3[6]          29       Input       XRES       Active high external reset with internal pull down         30       I/O       P4[0]          31       I/O       P4[2]          32       I/O       P4[6]          33       I/O       P4[6]          34       I/O       I       P2[2]       Direct switched capacitor block input         35       I/O       I       P2[6]       External analog ground (AGND)         37       I/O       P2[6]       External voltage reference (V <sub>REF</sub> )         38       I/O       I       P0[0]       Anal	17	I/O		P1[1]	Crystal input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[11]</sup>							
20         I/O         P1[2]           21         I/O         P1[4]         Optional external clock input (EXTCLK)           22         I/O         P1[6]            23         I/O         P5[0]            24         I/O         P5[2]            25         I/O         P3[0]            26         I/O         P3[2]            27         I/O         P3[4]            28         I/O         P3[6]            29         Input         XRES         Active high external reset with internal pull down           30         I/O         P4[0]            31         I/O         P4[4]            33         I/O         P4[6]            34         I/O         P4[6]            35         I/O         I         P2[2]         Direct switched capacitor block input           36         I/O         P2[4]         External analog ground (AGND)           37         I/O         P2[6]         External voltage reference (V <sub>REF</sub> )           38         I/O         I         P0[0]         Analog column mux input	18	Pov	wer	Vss								
1/0         P1[4]         Optional external clock input (EXTCLK)           22         1/0         P1[6]           23         1/0         P5[0]           24         1/0         P5[2]           25         1/0         P3[2]           26         1/0         P3[2]           27         1/0         P3[4]           28         1/0         P3[6]           29         Input         XRES           Active high external reset with internal pull down           30         1/0         P4[0]           31         1/0         P4[2]           32         1/0         P4[6]           33         1/0         P4[6]           34         1/0         P2[2]           35         1/0         P2[2]           36         1/0         P2[2]           37         1/0         P2[6]           38         1/0         1           39         1/0         P0[0]           31         1/0         P2[6]           38         1/0         1           39         1/0         P0[2]           31         1/0         P0[6]           <	19	I/O		P1[0]	Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[11]</sup>							
22         I/O         P1[6]           23         I/O         P5[0]           24         I/O         P5[2]           25         I/O         P3[0]           26         I/O         P3[2]           27         I/O         P3[4]           28         I/O         P3[6]           29         Input         XRES           Active high external reset with internal pull down           30         I/O         P4[0]           31         I/O         P4[2]           32         I/O         P4[4]           33         I/O         P4[6]           34         I/O         P4[6]           35         I/O         I           7         P2[0]         Direct switched capacitor block input           35         I/O         I         P2[2]           36         I/O         P2[4]         External analog ground (AGND)           37         I/O         P2[6]         External voltage reference (V <sub>REF</sub> )           38         I/O         I         P0[0]         Analog column mux input           39         I/O         I/O         P0[4]         Analog column mux input           41 <td>20</td> <td>I/O</td> <td></td> <td>P1[2]</td> <td></td>	20	I/O		P1[2]								
23         I/O         P5[0]           24         I/O         P5[2]           25         I/O         P3[0]           26         I/O         P3[2]           27         I/O         P3[4]           28         I/O         P3[6]           29         Input         XRES           Active high external reset with internal pull down           30         I/O         P4[0]           31         I/O         P4[2]           32         I/O         P4[4]           33         I/O         P4[6]           34         I/O         P4[6]           35         I/O         P2[1]           36         I/O         P2[2]           37         I/O         P2[4]           38         I/O         I           92[6]         External analog ground (AGND)           37         I/O         P2[6]           38         I/O         I           910         I/O         P0[2]           10         P0[2]         Analog column mux input           39         I/O         I         P0[6]           41         I/O         I         P0[6]	21	I/O		P1[4]	Optional external clock input (EXTCLK)							
24         I/O         P5[2]           25         I/O         P3[0]           26         I/O         P3[2]           27         I/O         P3[4]           28         I/O         P3[6]           29         Input         XRES         Active high external reset with internal pull down           30         I/O         P4[0]            31         I/O         P4[2]            32         I/O         P4[4]            33         I/O         P4[6]            34         I/O         I         P2[2]         Direct switched capacitor block input           35         I/O         I         P2[2]         Direct switched capacitor block input           36         I/O         P2[4]         External analog ground (AGND)           37         I/O         P2[6]         External voltage reference (V <sub>REF</sub> )           38         I/O         I         P0[0]         Analog column mux input           39         I/O         I/O         P0[4]         Analog column mux input           41         I/O         I         P0[6]         Analog column mux input           42         Power         <	22	I/O		P1[6]								
25I/OP3[0]26I/OP3[2]27I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OI35I/OI36I/OP2[1]37I/OP2[2]38I/OI9P2[3]39I/OI90I/O10P0[1]40I/O10P0[2]31I/O10P0[3]31Active high external reset with internal pull down34I/O10P4[6]35I/O10P2[1]20Direct switched capacitor block input36I/O10P2[4]21External analog ground (AGND)37I/O10P0[2]38I/O10P0[2]39I/O10P0[4]30Analog column mux input and column output41I/O42PowerVDDSupply voltage43I/O44I/O1/OP0[5]41Analog column mux input and column output45I/O46I/O10P2[7]	23	I/O		P5[0]								
26         I/O         P3[2]           27         I/O         P3[4]           28         I/O         P3[6]           29         Input         XRES         Active high external reset with internal pull down           30         I/O         P4[0]            31         I/O         P4[2]            32         I/O         P4[4]            33         I/O         P4[6]            34         I/O         I         P2[0]         Direct switched capacitor block input           35         I/O         I         P2[2]         Direct switched capacitor block input           36         I/O         I         P2[2]         Direct switched capacitor block input           36         I/O         P2[4]         External analog ground (AGND)           37         I/O         P2[6]         External voltage reference (V <sub>REF</sub> )           38         I/O         I         P0[0]         Analog column mux input           40         I/O         I         P0[6]         Analog column mux input and column output           41         I/O         I         P0[6]         Analog column mux input           42         Power	24	I/O		P5[2]								
27I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[2]35I/OIP2[2]36I/OP2[4]37I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V <sub>REF</sub> )38I/OIP0[0]Analog column mux input39I/OI/OP0[4]Analog column mux input and column output40I/OIP0[6]Analog column mux input and column output41I/OIP0[7]Analog column mux input42PowerV <sub>DD</sub> Supply voltage43I/OIP0[5]Analog column mux input and column output44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OI/OP2[7]	25	I/O		P3[0]								
28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]35I/OIP2[2]36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V <sub>REF</sub> )38I/OIP0[0]Analog column mux input39I/OIP0[2]Analog column mux input and column output40I/OIP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV <sub>DD</sub> Supply voltage43I/OIP0[5]Analog column mux input44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input46I/OIP0[1]Analog column mux input47I/OIP0[1]Analog column mux input	26	I/O		P3[2]								
29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OI7I/OP2[4]8I/OI9I/OP2[6]8I/OI9I/OP0[2]9Analog column mux input40I/OI9I/OP0[6]41I/OI9I/OI9I/OI9I/OP0[1]41I/OI42PowerVDD9Supply voltage43I/OI44I/OI/O9P0[5]Analog column mux input44I/OI/O45I/OI9P0[1]Analog column mux input and column output45I/OI47I/OP2[7]	27	I/O		P3[4]								
anddown30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OI7I/OP2[4]8I/OP2[6]8I/OI9I/OP2[6]8I/OI9I/OP0[2]9Analog column mux input40I/OI9I/OP0[6]9Analog column mux input and column output41I/OI42PowerVDD9Supply voltage43I/OI44I/OI/O9I/OP0[5]43Analog column mux input44I/OI/O9P0[1]47I/OI92[7]P2[7]	28	I/O		P3[6]								
31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OIP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference ( $V_{REF}$ )38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[5]Analog column mux input44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input46I/OIP0[1]Analog column mux input47I/OP2[7]	29	Inp	out	XRES								
32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference ( $V_{REF}$ )38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	30	I/O		P4[0]								
33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference ( $V_{REF}$ )38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[6]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[5]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	31	I/O		P4[2]								
34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference ( $V_{REF}$ )38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[4]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[3]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	32	I/O		P4[4]								
35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference ( $V_{REF}$ )38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[4]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[5]Analog column mux input and column output45I/OIP0[1]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	33	I/O		P4[6]								
36         I/O         P2[4]         External analog ground (AGND)           37         I/O         P2[6]         External voltage reference (V <sub>REF</sub> )           38         I/O         I         P0[0]         Analog column mux input           39         I/O         I/O         P0[2]         Analog column mux input           40         I/O         I/O         P0[4]         Analog column mux input and column output           41         I/O         I         P0[6]         Analog column mux input           42         Power         V <sub>DD</sub> Supply voltage           43         I/O         I         P0[7]         Analog column mux input           44         I/O         I/O         P0[5]         Analog column mux input           45         I/O         I         P0[3]         Analog column mux input and column output           45         I/O         I         P0[1]         Analog column mux input           46         I/O         I         P0[1]         Analog column mux input           47         I/O         P2[7]	34	I/O	I	P2[0]	Direct switched capacitor block input							
37         I/O         P2[6]         External voltage reference (V <sub>REF</sub> )           38         I/O         I         P0[0]         Analog column mux input           39         I/O         I/O         P0[2]         Analog column mux input and column output           40         I/O         I/O         P0[4]         Analog column mux input and column output           40         I/O         I         P0[6]         Analog column mux input and column output           41         I/O         I         P0[6]         Analog column mux input           42         Power         V <sub>DD</sub> Supply voltage           43         I/O         I         P0[7]         Analog column mux input           44         I/O         I/O         P0[5]         Analog column mux input           45         I/O         I/O         P0[3]         Analog column mux input and column output           45         I/O         I         P0[1]         Analog column mux input           46         I/O         I         P0[1]         Analog column mux input           47         I/O         P2[7]          I/O	35	I/O	I	P2[2]	Direct switched capacitor block input							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	36	I/O		P2[4]								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	37	I/O		P2[6]	External voltage reference (V <sub>REF</sub> )							
	38	I/O	I	P0[0]	Analog column mux input							
41         I/O         I         P0[6]         Analog column mux input           42         Power         V <sub>DD</sub> Supply voltage           43         I/O         I         P0[7]         Analog column mux input           44         I/O         I/O         P0[5]         Analog column mux input           45         I/O         I/O         P0[3]         Analog column mux input and column output           46         I/O         I         P0[1]         Analog column mux input           47         I/O         P2[7]	39	I/O	I/O	P0[2]	Analog column mux input and column output							
42         Power         V <sub>DD</sub> Supply voltage           43         I/O         I         P0[7]         Analog column mux input           44         I/O         I/O         P0[5]         Analog column mux input and column output           45         I/O         I/O         P0[3]         Analog column mux input and column output           46         I/O         I         P0[1]         Analog column mux input           47         I/O         P2[7]         P2[7]	40	I/O	I/O	P0[4]	5							
43         I/O         I         P0[7]         Analog column mux input           44         I/O         I/O         P0[5]         Analog column mux input and column output           45         I/O         I/O         P0[3]         Analog column mux input and column output           46         I/O         I         P0[1]         Analog column mux input           47         I/O         P2[7]	41	I/O	I	P0[6]	Analog column mux input							
44     I/O     I/O     P0[5]     Analog column mux input and column output       45     I/O     I/O     P0[3]     Analog column mux input and column output       46     I/O     I     P0[1]     Analog column mux input       47     I/O     P2[7]	42	Pov	wer	V <sub>DD</sub>	Supply voltage							
45         I/O         I/O         P0[3]         Analog column mux input and column output           46         I/O         I         P0[1]         Analog column mux input           47         I/O         P2[7]         P2[7]	43	I/O	I	P0[7]	Analog column mux input							
46         I/O         I         P0[1]         Analog column mux input           47         I/O         P2[7]	44	I/O	I/O	P0[5]	Analog column mux input and column output							
47 I/O P2[7]	45	I/O	I/O	P0[3]	Analog column mux input and column output							
47 I/O P2[7]	46	I/O	I	P0[1]	Analog column mux input							
48 I/O P2[5]	47	I/O		P2[7]								
	48	I/O		P2[5]								

Figure 9. CY8C27643 48-pin PSoC Device<sup>[10]</sup>



LEGEND: A = Analog, I = Input, and O = Output.

#### Notes

The QFN package has a center pad that must be connected to ground (Vss).
 These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Technical Reference Manual for details.



## 56-pin Part Pinout

The 56-pin SSOP part is for the CY8C27002 On-Chip Debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

#### Table 8. Pin Definitions – 56-pin Part Pinout (SSOP)

Pin	Ту	/pe	Pin	Pin Description				
No.	Digital	Analog	Name	Description				
1			NC	No connection. Pin must be left floating				
2	I/O	I	P0[7]	Analog column mux input				
3	I/O	I	P0[5]	Analog column mux input and column output				
4	I/O	I	P0[3]	Analog column mux input and column output				
5	I/O	I	P0[1]	Analog column mux input				
6	I/O		P2[7]					
7	I/O		P2[5]					
8	I/O	I	P2[3]	Direct switched capacitor block input				
9	I/O	I	P2[1]	Direct switched capacitor block input				
10	I/O		P4[7]					
11	I/O		P4[5]					
12	I/O	I	P4[3]					
13	I/O	I	P4[1]					
14	OCD		OCDE	OCD even data I/O				
15	OCD		OCDO	OCD odd data output				
16	Po	ower	SMP	SMP connection to required external components				
17	I/O		P3[7]					
18	I/O		P3[5]					
19	I/O		P3[3]					
20	I/O		P3[1]					
21	I/O		P5[3]					
22	I/O		P5[1]					
23	I/O		P1[7]	I <sup>2</sup> C SCL				
24	I/O		P1[5]	I <sup>2</sup> C SDA				
25		I	NC	No connection. Pin must be left floating				
26	I/O		P1[3]					
27	I/O		P1[1]	Crystal Input (XTALin), I <sup>2</sup> C SCL, ISSP-SCLK <sup>[12]</sup>				
28	Po	wer	V <sub>DD</sub>	Supply voltage				
29			NC	No connection. Pin must be left floating				
30			NC	No connection. Pin must be left floating				
31	I/O		P1[0]	Crystal output (XTALout), I <sup>2</sup> C SDA, ISSP-SDATA <sup>[12]</sup>				
32	I/O		P1[2]					
33	I/O	1	P1[4]	Optional external clock input (EXTCLK)				
34	I/O		P1[6]					
35	I/O		P5[0]					
36	I/O	1	P5[2]					
37	I/O		P3[0]					
38	I/O		P3[2]					
39	I/O		P3[4]					
40	I/O	1	P3[6]					
L		1		۱ <u> </u>				

<b>J</b>	-				
ſ	0	—, —			
NC 🗖	1		56		V <sub>DD</sub>
AI, P0[7] <b>=</b>	2		55	-	P0[6], AI
AIO, P0[5] <b>=</b>	3		54	-	P0[4], AIO
AIO, P0[3]	4		53		P0[2], AIO
AI, P0[1]	5		52		P0[0], AI
P2[7] 🗖	6		51		P2[6], External VRef
P2[5] 🗖	7		50	-	P2[4], External AGND
AI, P2[3] <b>=</b>	8		49	-	P2[2], AI
AI, P2[1]	9		48		P2[0], AI
P4[7] 🖬	10		47		P4[6]
P4[5] 🗖	11		46	-	P4[4]
P4[3] 🗖	12		45		P4[2]
P4[1] <b>=</b>	13		44	-	P4[0]
OCDE	14	SSOP	43	-	CCLK
OCDO 🗖	15		42		HCLK
SMP 🗖	16		41	-	XRES
P3[7] 🗖	17		40		P3[6]
P3[5] 🗖	18		39	-	P3[4]
P3[3] 🗖	19		38	-	P3[2]
P3[1] 🗖	20		37		P3[0]
P5[3] <b>=</b>	21		36	-	P5[2]
P5[1] <b>=</b>	22		35	-	P5[0]
I2C SCL, P1[7]=	23		34		P1[6]
I2C SDA, P1[5] <b>■</b>	24		33		P1[4], EXTCLK
NC 🗖	25		32		P1[2]

Figure 10. CY8C27002 56-pin PSoC Device

#### **Not for Production**

31

30 È. NC

29

NC

P1[3] = 26

27

28

SCLK, I2C SCL, XTALIn, P1[

P1[0], XTALOut, I2C SDA, S

#### Note

12. These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Programmable System-on-Chip Technical Reference Manual for details.



#### Table 10. Register Map Bank 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68			A8		MUL_X	E8	W
DCB02DR1	29	W		69			A9		MUL_Y	E9	W
DCB02DR2	2A	RW		6A			AA		MUL_DH	EA	R
DCB02CR0	2B	#		6B			AB		MUL_DL	EB	R
DCB03DR0	2C	#		6C			AC		ACC_DR1	EC	RW
DCB03DR1	2D	W		6D			AD		ACC_DR0	ED	RW
DCB03DR2	2E	RW		6E			AE		ACC_DR3	EE	RW
DCB03CR0	2F	#		6F			AF		ACC_DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDIORI	B0	RW		F0	
DBB10DR1	31	W	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10CR0	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11DR0	34	#	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11DR1	35	W	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
DBB11CR0	37	#	ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12DR1	39	W	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
DCB12CR0	3B	#	ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	1
DCB13DR0	3C	#	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	1
DCB13DR1	3D	W	ACB03CR0	7D	RW	RDI1RO0	BD	RW	1	FD	1
DCB13DR2	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
DCB13CR0	3F	#	ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.

Table 11. Register Map Bank 1 Table: Configuration Space


Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48		ASC12CR0	88	RW		C8	
PRT2DM1	09	RW		49		ASC12CR1	89	RW		C9	
PRT2IC0	0A	RW		4A		ASC12CR2	8A	RW		CA	
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW		CB	1
PRT3DM0	0C	RW		4C		ASD13CR0	8C	RW		CC	1
PRT3DM1	0D	RW		4D		ASD13CR1	8D	RW		CD	1
PRT3IC0	0E	RW		4E		ASD13CR2	8E	RW		CE	1
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW		CF	1
PRT4DM0	10	RW		50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW		51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW		52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW		54		ASC21CR0	94	RW		D4	-
PRT5DM1	15	RW		55		ASC21CR1	95	RW		D5	-
PRT5IC0	16	RW		56		ASC21CR2	96	RW		D6	-
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	-
	18			58		ASD22CR0	98	RW		D8	
	19			59		ASD22CR1	99	RW	1	D9	
	1A			5A		ASD22CR2	9A	RW		DA	1
	1B			5B		ASD22CR3	9B	RW		DB	+
	1C			5C		ASC23CR0	9C	RW	1	DC	+



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C27x43 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent datasheet by going to the web at http://www.cypress.com.

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications for devices running at greater than 12 MHz are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  70 °C and T<sub>J</sub>  $\leq$  82 °C.



# Figure 11. Voltage versus CPU Frequency

#### **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

#### Table 12. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See package label	°C	
<sup>t</sup> вакетіме	Bake time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	-	+85	°C	
V <sub>DD</sub>	Supply voltage on V <sub>DD</sub> relative to Vss	-0.5	-	+6.0	V	
V <sub>IO</sub>	DC input voltage	Vss - 0.5	-	V <sub>DD</sub> + 0.5	V	
V <sub>IOZ</sub>	DC voltage applied to tristate	Vss – 0.5	-	V <sub>DD</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	_	+50	mA	
I <sub>MAIO</sub>	Maximum current into any port pin configured as analog driver	-50	_	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human body model ESD.
LU	Latch-up current	-	-	200	mA	




#### DC Switch Mode Pump Specifications

Table 21 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V <sub>PUMP</sub> 5 V	5 V output voltage	4.75	5.0	5.25	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 5.0 V.
V <sub>PUMP</sub> 3 V	3 V output voltage	3.00	3.25	3.60	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 3.25 V.
I <sub>PUMP</sub>	Available output current $V_{BAT} = 1.5 V, V_{PUMP} = 3.25 V$ $V_{BAT} = 1.8 V, V_{PUMP} = 5.0 V$	8 5			mA mA	Configured as in Note 15. SMP trip voltage is set to 3.25 V. SMP trip voltage is set to 5.0 V.
V <sub>BAT</sub> 5 V	Input voltage range from battery	1.8	-	5.0	V	Configured as in Note 15. SMP trip voltage is set to 5.0 V.
V <sub>BAT</sub> 3 V	Input voltage range from battery	1.0	-	3.3	V	Configured as in Note 15. SMP trip voltage is set to 3.25 V.
VBATSTART	Minimum input voltage from battery to start pump	1.1	-	-	V	Configured as in Note 15.
$\Delta V_{PUMP}_{Line}$	Line regulation (over V <sub>BAT</sub> range)	-	5	_	%V <sub>O</sub>	Configured as in Note 15. $V_{O}$ is the " $V_{DD}$ Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 25 on page 33.
$\Delta V_{PUMP\_Load}$	Load regulation	_	5	_	%V <sub>O</sub>	Configured as in Note 15. $V_{O}$ is the " $V_{DD}$ Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 25 on page 33.
$\Delta V_{PUMP}$ Ripple	Output voltage ripple (depends on capacitor/load)	-	100	-	mVpp	Configured as in Note 15. Load is 5 mA.
E <sub>3</sub>	Efficiency	35	50	-	%	Configured as in Note 15. Load is 5 mA. SMP trip voltage is set to 3.25 V.
F <sub>PUMP</sub>	Switching frequency	-	1.3	-	MHz	
DC <sub>PUMP</sub>	Switching duty cycle	_	50	-	%	

#### Figure 12. Basic Switch Mode Pump Circuit





Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
		V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.507	2.598	2.698	V
	RefPower = high Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.203	1.307	1.424	V
		$V_{REFLO}$	Ref Low	Vss	Vss	Vss + 0.012	Vss + 0.067	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.516	2.598	2.683	V
		V <sub>AGND</sub>	AGND	Bandgap	1.241	1.303	1.376	V
0b110		$V_{REFLO}$	Ref Low	Vss	Vss	Vss + 0.007	Vss + 0.040	V
00110		V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.510	2.599	2.693	V
	RefPower = medium Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.240	1.305	1.374	V
		$V_{REFLO}$	Ref Low	Vss	Vss	Vss + 0.008	Vss + 0.048	V
		V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.515	2.598	2.683	V
	RefPower = medium Opamp bias = low	V <sub>AGND</sub>	AGND	Bandgap	1.258	1.302	1.355	V
	• •	$V_{REFLO}$	Ref Low	Vss	Vss	Vss + 0.005	Vss + 0.03	V
0b111	All power settings. Not allowed for 3.3 V	-	-	_	-	-	_	-

#### Table 23. 3.3-V DC Analog Reference Specifications

#### DC Analog PSoC Block Specifications

Table 24 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 24. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Unit
R <sub>CT</sub>	Resistor unit value (continuous time)	_	12.2	-	kΩ
C <sub>SC</sub>	Capacitor unit value (switch cap)	_	80		fF



#### DC POR and LVD Specifications

Table 25 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \degree C \le T_A \le 85 \degree C$ , or 3.0 V to 3.6 V and  $-40 \degree C \le T_A \le 85 \degree C$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Note** The bits PORLEV and VM in the following table refer to bits in the VLT\_CR register. See the *PSoC Programmable System-on-Chip Technical Reference Manual* for more information on the VLT\_CR register.

#### Table 25. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V <sub>PPOR0R</sub> V <sub>PPOR1R</sub> V <sub>PPOR2R</sub>	V <sub>DD</sub> value for PPOR trip (positive ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	- - -	2.91 4.39 4.55		>>>	$V_{DD}$ must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog.
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub>	V <sub>DD</sub> value for PPOR trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	- - -	2.82 4.39 4.55		V V V	
V <sub>PH0</sub> V <sub>PH1</sub> V <sub>PH2</sub>	PPOR hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b		92 0 0		mV mV mV	
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD5 VLVD6 VLVD7	$V_{DD} \text{ value for LVD trip} \\ VM[2:0] = 000b \\ VM[2:0] = 001b \\ VM[2:0] = 010b \\ VM[2:0] = 011b \\ VM[2:0] = 100b \\ VM[2:0] = 101b \\ VM[2:0] = 110b \\ VM[2:0] = 111b \\ VM[2:0] = 111b \\ VM[2:0] = 111b \\ VM[2:0] = 000 \\ VM$	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	2.98 <sup>[17]</sup> 3.08 3.20 4.08 4.57 4.74 <sup>[18]</sup> 4.82 4.91	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	
Vpumpo Vpump1 Vpump2 Vpump3 Vpump4 Vpump5 Vpump6 Vpump7	V <sub>DD</sub> value for PUMP trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 010b VM[2:0] = 100b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.96 3.03 3.18 4.11 4.55 4.63 4.72 4.90	3.02 3.10 3.25 4.19 4.64 4.73 4.82 5.00	3.08 3.16 3.32 4.28 4.74 4.82 4.91 5.10	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	

Notes

17. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply. 18. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



## **AC Electrical Characteristics**

#### AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

#### Table 28. AC Chip-Level Specifications


Symbol	Description	Min	Тур	Мах	Unit	Notes
F <sub>IMO</sub>	Internal main oscillator (IMO) frequency	23.4	24	24.6 <sup>[22]</sup>	MHz	Trimmed. Utilizing factory trim values.
F <sub>CPU1</sub>	CPU frequency (5 V nominal)	0.0914	24	24.6 <sup>[22]</sup>	MHz	Trimmed. Utilizing factory trim values. SLIMO mode = 0.
F <sub>CPU2</sub>	CPU frequency (3.3 V nominal)	0.0914	12	12.3 <sup>[23]</sup>	MHz	Trimmed. Utilizing factory trim values. SLIMO mode = 0.
F <sub>48M</sub>	Digital PSoC block frequency	0	48	49.2 <sup>[22, 24]</sup>	MHz	Refer to AC Digital Block Specifications on page 40.
F <sub>24M</sub>	Digital PSoC block frequency	0	24	24.6 <sup>[24]</sup>	MHz	
F <sub>32K1</sub>	Internal low speed oscillator (ILO) frequency	15	32	64	kHz	
F <sub>32K2</sub>	External crystal oscillator	-	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>32K_U</sub>	ILO untrimmed frequency	5	-	100	kHz	After a reset and before the m8c starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this
F <sub>PLL</sub>	PLL frequency	-	23.986	_	MHz	Multiple (x732) of crystal frequency.
t <sub>PLLSLEW</sub>	PLL lock time	0.5	-	10	ms	
t <sub>PLLSLEWSLOW</sub>	PLL lock time for low gain setting	0.5	-	50	ms	
t <sub>OS</sub>	External crystal oscillator startup to 1%	-	1700	2620	ms	
tosacc	External crystal oscillator startup to 100 ppm	_	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T <sub>osacc</sub> period. Correct operation assumes a properly loaded 1 $\mu$ W maximum drive level 32.768 kHz crystal. 3.0 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, -40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C.
t <sub>XRST</sub>	External reset pulse width	10	-	_	μs	
DC <sub>24M</sub>	24 MHz duty cycle	40	50	60	%	
DC <sub>ILO</sub>	ILO duty cycle	20	50	80	%	
Step <sub>24M</sub>	24 MHz trim step size	-	50	-	kHz	
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	-	16	100	ms	wer-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
Fout <sub>48M</sub>	48 MHz output frequency	46.8	48.0	49.2 <sup>[22, 23]</sup>	MHz	Trimmed. Utilizing factory trim values.
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	_	-	250	V/ms	V <sub>DD</sub> slew rate during power-up.

Notes

22.4.75 V <  $V_{DD}$  < 5.25 V. 23.3.0 V <  $V_{DD}$  < 3.6 V. See application note Adjusting PSoC<sup>®</sup> Trims for 3.3 V and 2.7 V Operation – AN2012 for information on trimming for operation at 3.3 V. 24. See the individual user module datasheets for information on maximum frequencies for user modules.



At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.



#### Figure 18. Typical Opamp Noise

#### AC Low-Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

#### Table 32. AC Low-Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
t <sub>RLPC</sub>	LPC response time	-	-	50	μS	$\geq$ 50 mV overdrive comparator reference set within V <sub>REFLPC</sub> .



#### AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

 Table 33. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	_	-	24.6	MHz	
Timer <sup>[26, 27]</sup>	Input clock frequency					
	No capture, $V_{DD} \ge 4.75 V$	-	-	49.2	MHz	
	No capture, V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
	With capture	-	-	24.6	MHz	
	Capture pulse width	50 <sup>[28]</sup>	-	-	ns	
Counter	Input clock frequency					
	No enable input, $V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	No enable input, V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
	With enable input	-	-	24.6	MHz	
	Enable input pulse width	50 <sup>[28]</sup>	-	-	ns	
Dead Band	Kill pulse width	•		•	•	
	Asynchronous restart mode	20	-	-	ns	
	Synchronous restart mode	50 <sup>[28]</sup>	_	-	ns	
	Disable mode	50 <sup>[28]</sup>	-	-	ns	
	Input clock frequency	•		•	•	
	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
CRCPRS	Input clock frequency	•		•	•	
(PRS Mode)	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	-	24.6	MHz	
SPIM	Input clock frequency	-	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS <sup>[29]</sup>	Input clock (SCLK) frequency	-	-	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 <sup>[28]</sup>	-	-	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	49.2	MHz	divided by 8.
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	_	-	24.6	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8.
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	49.2	MHz	1
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	24.6	MHz	

#### Notes

26. Errata: When operated between 4.75V to 5.25V, the input capture signal cannot be sourced from Row Output signals or the Broadcast clock signals. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.

27. Errata: When operated between 3.0V to 4.75V, the input capture signal can only be sourced from Row input signal that has been re-synchronized. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.

28.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

29. Errata: In PSoC, when one output of one SPI Slave block is connected to the input of other SPI slave block, data is shifted correctly but last bit is read incorrectly. For the workaround and more information related to this problem, see "Errata" on page 61.



#### AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 34. 5-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			2.5 2.5	μs μs
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			2.2 2.2	μs μs
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65		_ _	V/μs V/μs
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65			V/μs V/μs
BW <sub>OB</sub>	Small signal bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	0.8 0.8		_ _	MHz MHz
BW <sub>OB</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	300 300		_ _	kHz kHz

#### Table 35. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high		-	3.8 3.8	μs μs
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high		-	2.6 2.6	μs μs
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5	-		V/μs V/μs
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5			V/μs V/μs
BW <sub>OB</sub>	Small signal bandwidth, 20m V <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	0.7 0.7			MHz MHz
BW <sub>OB</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	200 200			kHz kHz




# AC I<sup>2</sup>C Specifications

Table 39 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40°C  $\leq T_A \leq 85$  °C, or 3.0 V to 3.6 V and –40 °C  $\leq T_A \leq 85$  °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 39. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description	Standar	d Mode	Fast	Mode	Unit
Symbol Description		Min	Max	Min	Max	Unit
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>HDSTAI2C</sub>	Hold time (repeated) start condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs
t <sub>LOWI2C</sub>	Low period of the SCL clock	4.7	-	1.3	-	μS
t <sub>HIGHI2C</sub>	High period of the SCL clock	4.0	-	0.6	-	μS
t <sub>SUSTAI2C</sub>	Set up time for a repeated start condition	4.7	-	0.6	-	μS
t <sub>HDDATI2C</sub>	Data hold time	0	-	0	-	μS
t <sub>SUDATI2C</sub>	Data set up time	250	-	100 <sup>[33]</sup>	-	ns
t <sub>SUSTOI2C</sub>	Set up time for stop condition	4.0	-	0.6	-	μS
t <sub>BUFI2C</sub>	Bus-free time between a stop and start condition	4.7	-	1.3	-	μS
t <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter.	-	-	0	50	ns






Note


33. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



# CY8C27143/CY8C27243 CY8C27443/CY8C27543 CY8C27643








NOTE :

- 1. JEDEC STD REF MO-119
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN.

PART #		
STANDARD PKG.		
LEAD FREE PKG.		
LEAD FREE PKG.		





51-85026 \*H



# CY8C27143/CY8C27243 CY8C27443/CY8C27543 CY8C27643

#### Figure 26. 44-pin TQFP (10 × 10 × 1.4 mm) A44S Package Outline, 51-85064





51-85061 \*F



#### **Device Programmers**

All device programmers can be purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

# Accessories (Emulation and Programming)

## Table 43. Emulation and Programming Accessories

#### CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment. **Note** CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Part #	Pin Package	Flex-Pod Kit <sup>[37]</sup>	Foot Kit <sup>[38]</sup>	Adapter <sup>[39]</sup>
CY8C27143-24PXI	8-pin PDIP	CY3250-27XXX	CY3250-8PDIP-FK	Adapters can be found at
CY8C27243-24PVXI	20-pin SSOP	CY3250-27XXX	CY3250-20SSOP-FK	http://www.emulation.com
CY8C27243-24SXI	20-pin SOIC	CY3250-27XXX	CY3250-20SOIC-FK	
CY8C27443-24PXI	28-pin PDIP	CY3250-27XXX	CY3250-28PDIP-FK	
CY8C27443-24PVXI	28-pin SSOP	CY3250-27XXX	CY3250-28SSOP-FK	
CY8C27443-24SXI	28-pin SOIC	CY3250-27XXX	CY3250-28SOIC-FK	
CY8C27543-24AXI	44-pin TQFP	CY3250-27XXX	CY3250-44TQFP-FK	
CY8C27643-24PVXI	48-pin SSOP	CY3250-27XXX	CY3250-48SSOP-FK	
CY8C27643-24LTXI	48-pin QFN	CY3250-27XXXQFN	CY3250-48QFN-FK	

Notes

37. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

- 38. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 39. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.



# Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	<ol> <li>A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>A system whose operation is synchronized by a clock signal.</li> </ol>
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level <b>API (Application Programming Interface)</b> for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V <sub>DD</sub>	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V <sub>SS</sub>	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



#### 2. The Timer Capture Inputs are limited to re-synchronized Row Inputs when operating at less than 4.75 V.

#### Problem Definition

When the device is operating at 3.0 V to 4.75 V, the Input Capture signal source for a digital block operating in Timer mode is limited to a Row Input signal that has been re-synchronized. Maximum width is 16-bits Timer Capture less than 4.75 V. The Row Output signals, Analog Comparator input signals, or the Broadcast Clock signals cannot be used as a source for the Timer Capture signal.

#### Parameters Affected

NA

■ Trigger Condition(S)

Device operating with VCC between 3.0 V to 4.75 V.


#### Scope of Impact

Digital blocks operating in timer mode and user modules relying on the timer's output are affected by this errata element.

#### Workaround

To connect the input capture signal to the output of another block, run the output of that block to a row output, then to a global output, back to a global input, then a row input, where the signal can be re-synchronized.

To connect an analog comparator bus signal to an input capture, this signal must be routed to pass through a re-synchronizer. The only way this can be accomplished is to route the analog comparator on an analog output bus to connect with an I/O pin. This will use up the resource of the analog output bus, and even though this bus is designed for analog signals, the digital signal from the Analog Comparator operates correctly when transmitted on this bus. After the signal reaches the pin, it is converted back to a digital signal and is communicated back to the digital array using the global input bus for that pin. To make this connection, the port pin must be setup with the global input bus enabled. To enable this configuration within PSoC Designer<sup>™</sup>, first turn ON the analog output, and then enable the global input.



#### Figure 30. Resynchronized

#### Fix Status

Fix in silicon rev B

# 3. The I2C\_CFG, I2C\_SCR, and I2C\_MSCR registers have some restrictions as to the CPU frequency that must be in effect when these registers are written.

#### Problem Definition

The CPU frequency must be set to one of the recommended values just prior to a write to these registers and can be immediately set back to the original operating frequency in the instruction just following the register write. A write instruction to these registers occurring at a CPU frequency that is not recommended could result in unpredictable behavior. The table below lists the possible selections of the CPU memory for writes to the I2C\_CFG, I2C\_SCR, and I2C\_MSCR registers, and it highlights the particular settings that are recommended (Rec) and not recommended (NR).



# Document History Page (continued)

Revision	ECN	Origin of Change	Submission Date	Description of Change
*Z	4066294	GVH	07/17/2013	Added Errata footnotes (Note 1, 2, 3, 26, 27, 29).
				Updated PSoC Functional Overview: Updated Digital System: Added Note 1, 2 and referred the same notes in "Timers (8- to 32-bit)". Added Note 3 and referred the same note in "SPI slave and master (up to two)". Updated Electrical Specifications: Updated AC Electrical Characteristics:
				Updated AC Digital Block Specifications: Added Note 26, 27 and referred the same notes in "Timer" parameter. Added Note 29 and referred the same note in "SPIS" parameter. Updated in new template.
AA	4416806	ASRI	07/09/2014	Replaced references of "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages" with "Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 in all instances across the document.
				Added More Information.
				Added PSoC Designer.
				Removed "Getting Started".
				Updated Packaging Information: spec 51-85024 – Changed revision from *E to *F. spec 51-85026 – Changed revision from *G to *H. spec 51-85064 – Changed revision from *E to *F.
				Updated Reference Documents: Removed references of spec 001-17397 and spec 001-14503 as these specs are obsolete.
AB	4507916	ASRI	09/19/2014	Updated Errata.
				Completing Sunset Review.



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/go/automotive
cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/plc
cypress.com/go/memory
cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless

# PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2003-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 38-12012 Rev. AB

#### Revised September 19, 2014

Page 69 of 69

PSoC Designer<sup>™</sup> and Programmable System-on-Chip<sup>™</sup> are trademarks and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation. Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. All products and company names mentioned in this document may be the trademarks of their respective holders.