

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	44
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 4x14b; D/A 4x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-BSSOP (0.295", 7.50mm Width)
Supplier Device Package	48-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c27643-24pvxi

56-pin Part Pinout


The 56-pin SSOP part is for the CY8C27002 On-Chip Debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 8. Pin Definitions – 56-pin Part Pinout (SSOP)

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1			NC	No connection. Pin must be left floating
2	I/O	I	P0[7]	Analog column mux input
3	I/O	I	P0[5]	Analog column mux input and column output
4	I/O	I	P0[3]	Analog column mux input and column output
5	I/O	I	P0[1]	Analog column mux input
6	I/O		P2[7]	
7	I/O		P2[5]	
8	I/O	I	P2[3]	Direct switched capacitor block input
9	I/O	I	P2[1]	Direct switched capacitor block input
10	I/O		P4[7]	
11	I/O		P4[5]	
12	I/O	I	P4[3]	
13	I/O	I	P4[1]	
14	OCD		OCDE	OCD even data I/O
15	OCD		OCDO	OCD odd data output
16	Power		SMP	SMP connection to required external components
17	I/O		P3[7]	
18	I/O		P3[5]	
19	I/O		P3[3]	
20	I/O		P3[1]	
21	I/O		P5[3]	
22	I/O		P5[1]	
23	I/O		P1[7]	I ² C SCL
24	I/O		P1[5]	I ² C SDA
25			NC	No connection. Pin must be left floating
26	I/O		P1[3]	
27	I/O		P1[1]	Crystal Input (XTALIn), I ² C SCL, ISSP-SCLK ¹²
28	Power		V _{DD}	Supply voltage
29			NC	No connection. Pin must be left floating
30			NC	No connection. Pin must be left floating
31	I/O		P1[0]	Crystal output (XTALOut), I ² C SDA, ISSP-SDATA ¹²
32	I/O		P1[2]	
33	I/O		P1[4]	Optional external clock input (EXTCLK)
34	I/O		P1[6]	
35	I/O		P5[0]	
36	I/O		P5[2]	
37	I/O		P3[0]	
38	I/O		P3[2]	
39	I/O		P3[4]	
40	I/O		P3[6]	

Figure 10. CY8C27002 56-pin PSoC Device



Not for Production

Note


12. These are the ISSP pins, which are not High Z at POR (Power On Reset). See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.

Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C27x43 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent datasheet by going to the web at <http://www.cypress.com>.

Specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ and $T_J \leq 100^{\circ}\text{C}$, except where noted. Specifications for devices running at greater than 12 MHz are valid for $-40^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ and $T_J \leq 82^{\circ}\text{C}$.

Figure 11. Voltage versus CPU Frequency



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 12. Absolute Maximum Ratings

Symbol	Description	Min	Typ	Max	Unit	Notes
T _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T _{BAKETEMP}	Bake temperature	–	125	See package label	°C	
t _{BAKETIME}	Bake time	See package label	–	72	Hours	
T _A	Ambient temperature with power applied	-40	–	+85	°C	
V _{DD}	Supply voltage on V _{DD} relative to V _{SS}	-0.5	–	+6.0	V	
V _{IO}	DC input voltage	V _{SS} – 0.5	–	V _{DD} + 0.5	V	
V _{IOZ}	DC voltage applied to tristate	V _{SS} – 0.5	–	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	–	+50	mA	
I _{MAIO}	Maximum current into any port pin configured as analog driver	-50	–	+50	mA	
ESD	Electrostatic discharge voltage	2000	–	–	V	Human body model ESD.
LU	Latch-up current	–	–	200	mA	

Table 19. 5-V DC Analog Output Buffer Specifications (continued)

Symbol	Description	Min	Typ	Max	Unit	Notes
I_{SOB}	Supply current including opamp bias cell (no load)	—	1.1	5.1	mA	
	Power = low	—	2.6	8.8	mA	
	Power = high	—	—	—	—	
$PSRR_{OB}$	Supply voltage rejection ratio	60	64	—	dB	
I_{OMAX}	Maximum output current	—	40	—	mA	
C_L	Load capacitance	—	—	200	pF	This specification applies to the external circuit driven by the analog output buffer.

Table 20. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Unit	Notes
V_{OSOB}	Input offset voltage (absolute value)	—	3.2	20	mV	High power setting is not recommended.
	Power = low, Opamp bias = low	—	3.2	20	mV	
	Power = low, Opamp bias = high	—	6	25	mV	
	Power = high, Opamp bias = low	—	6	25	mV	
	Power = high, Opamp bias = high	—	6	25	mV	
TCV_{OSOB}	Average input offset voltage drift	—	9	55	$\mu V/^{\circ}C$	High power setting is not recommended.
	Power = low, Opamp bias = low	—	9	55	$\mu V/^{\circ}C$	
	Power = low, Opamp bias = high	—	12	70	$\mu V/^{\circ}C$	
	Power = high, Opamp bias = low	—	12	70	$\mu V/^{\circ}C$	
	Power = high, Opamp bias = high	—	12	70	$\mu V/^{\circ}C$	
V_{CMOB}	Common-mode input voltage range	0.5	—	$V_{DD} - 1.0$	V	
R_{OUTOB}	Output resistance	—	1	—	Ω	
	Power = low	—	1	—	Ω	
$V_{OHIGHOB}$	High output voltage swing (load = 32 ohms to $V_{DD}/2$)	—	—	—	V	
	Power = low	$0.5 \times V_{DD} + 1.0$	—	—	V	
	Power = high	$0.5 \times V_{DD} + 1.0$	—	—	V	
V_{OLOWOB}	Low output voltage swing (load = 32 ohms to $V_{DD}/2$)	—	—	$0.5 \times V_{DD} - 1.0$	V	
	Power = low	—	—	$0.5 \times V_{DD} - 1.0$	V	
	Power = high	—	—	$0.5 \times V_{DD} - 1.0$	V	
I_{SOB}	Supply current including opamp bias cell (no load)	—	0.8	2	mA	
	Power = low	—	2.0	4.3	mA	
	Power = high	—	—	—	—	
$PSRR_{OB}$	Supply voltage rejection ratio	60	64	—	dB	
C_L	Load capacitance	—	—	200	pF	This specification applies to the external circuit driven by the analog output buffer.


DC Switch Mode Pump Specifications

Table 21 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25°C and are for design guidance only.

Table 21. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Typ	Max	Unit	Notes
$V_{\text{PUMP } 5\text{ V}}$	5 V output voltage	4.75	5.0	5.25	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 5.0 V.
$V_{\text{PUMP } 3\text{ V}}$	3 V output voltage	3.00	3.25	3.60	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 3.25 V.
I_{PUMP}	Available output current $V_{\text{BAT}} = 1.5\text{ V}$, $V_{\text{PUMP}} = 3.25\text{ V}$ $V_{\text{BAT}} = 1.8\text{ V}$, $V_{\text{PUMP}} = 5.0\text{ V}$	8 5	— —	— —	mA mA	Configured as in Note 15. SMP trip voltage is set to 3.25 V. SMP trip voltage is set to 5.0 V.
$V_{\text{BAT } 5\text{ V}}$	Input voltage range from battery	1.8	—	5.0	V	Configured as in Note 15. SMP trip voltage is set to 5.0 V.
$V_{\text{BAT } 3\text{ V}}$	Input voltage range from battery	1.0	—	3.3	V	Configured as in Note 15. SMP trip voltage is set to 3.25 V.
V_{BATSTART}	Minimum input voltage from battery to start pump	1.1	—	—	V	Configured as in Note 15.
$\Delta V_{\text{PUMP_Line}}$	Line regulation (over V_{BAT} range)	—	5	—	% V_O	Configured as in Note 15. V_O is the " V_{DD} Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 25 on page 33 .
$\Delta V_{\text{PUMP_Load}}$	Load regulation	—	5	—	% V_O	Configured as in Note 15. V_O is the " V_{DD} Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 25 on page 33 .
$\Delta V_{\text{PUMP_Ripple}}$	Output voltage ripple (depends on capacitor/load)	—	100	—	mVpp	Configured as in Note 15. Load is 5 mA.
E_3	Efficiency	35	50	—	%	Configured as in Note 15. Load is 5 mA. SMP trip voltage is set to 3.25 V.
F_{PUMP}	Switching frequency	—	1.3	—	MHz	
DC_{PUMP}	Switching duty cycle	—	50	—	%	

Figure 12. Basic Switch Mode Pump Circuit



Note

15. $L_1 = 2\text{ mH}$ inductor, $C_1 = 10\text{ mF}$ capacitor, $D_1 = \text{Schottky diode}$. See [Figure 12](#).

Table 22. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b101	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.222	P2[4] + 1.290	P2[4] + 1.343	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.295	P2[4] – 1.254	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.226	P2[4] + 1.293	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.227	P2[4] + 1.294	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.228	P2[4] + 1.295	P2[4] + 1.349	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	–
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.332	P2[4] – 1.299	P2[4] – 1.260	V
0b110	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap	2.535	2.598	2.644	V
		V _{AGND}	AGND	Bandgap	1.227	1.305	1.398	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.009	V _{SS} + 0.038	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	2 × Bandgap	2.530	2.598	2.643	V
		V _{AGND}	AGND	Bandgap	1.244	1.303	1.370	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.024	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap	2.532	2.598	2.644	V
		V _{AGND}	AGND	Bandgap	1.239	1.304	1.380	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	2 × Bandgap	2.528	2.598	2.645	V
		V _{AGND}	AGND	Bandgap	1.249	1.302	1.362	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V
0b111	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	3.2 × Bandgap	4.041	4.155	4.234	V
		V _{AGND}	AGND	1.6 × Bandgap	1.998	2.083	2.183	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.010	V _{SS} + 0.038	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.153	4.236	V
		V _{AGND}	AGND	1.6 × Bandgap	2.012	2.082	2.157	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	3.2 × Bandgap	4.049	4.154	4.238	V
		V _{AGND}	AGND	1.6 × Bandgap	2.008	2.083	2.165	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.154	4.238	V
		V _{AGND}	AGND	1.6 × Bandgap	2.016	2.081	2.150	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V

Table 23. 3.3-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Unit
0b110	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap	2.507	2.598	2.698	V
		V _{AGND}	AGND	Bandgap	1.203	1.307	1.424	V
		V _{REFLO}	Ref Low	V _{ss}	V _{ss}	V _{ss} + 0.012	V _{ss} + 0.067	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	2 × Bandgap	2.516	2.598	2.683	V
		V _{AGND}	AGND	Bandgap	1.241	1.303	1.376	V
		V _{REFLO}	Ref Low	V _{ss}	V _{ss}	V _{ss} + 0.007	V _{ss} + 0.040	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap	2.510	2.599	2.693	V
		V _{AGND}	AGND	Bandgap	1.240	1.305	1.374	V
		V _{REFLO}	Ref Low	V _{ss}	V _{ss}	V _{ss} + 0.008	V _{ss} + 0.048	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	2 × Bandgap	2.515	2.598	2.683	V
		V _{AGND}	AGND	Bandgap	1.258	1.302	1.355	V
		V _{REFLO}	Ref Low	V _{ss}	V _{ss}	V _{ss} + 0.005	V _{ss} + 0.03	V
0b111	All power settings. Not allowed for 3.3 V	–	–	–	–	–	–	–

DC Analog PSoC Block Specifications

Table 24 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 24. DC Analog PSoC Block Specifications

Symbol	Description	Min	Typ	Max	Unit
R _{CT}	Resistor unit value (continuous time)	–	12.2	–	kΩ
C _{SC}	Capacitor unit value (switch cap)	–	80	–	fF

DC POR and LVD Specifications

Table 25 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25°C and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the *PSoC Programmable System-on-Chip Technical Reference Manual* for more information on the VLT_CR register.

Table 25. DC POR and LVD Specifications

Symbol	Description	Min	Typ	Max	Unit	Notes
V_{PPOR0R} V_{PPOR1R} V_{PPOR2R}	V_{DD} value for PPOR trip (positive ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	— — —	2.91 4.39 4.55	— — —	V V V	V_{DD} must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog.
V_{PPOR0} V_{PPOR1} V_{PPOR2}	V_{DD} value for PPOR trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	— — —	2.82 4.39 4.55	— — —	V V V	
V_{PH0} V_{PH1} V_{PH2}	PPOR hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	— — —	92 0 0	— — —	mV mV mV	
V_{LVD0} V_{LVD1} V_{LVD2} V_{LVD3} V_{LVD4} V_{LVD5} V_{LVD6} V_{LVD7}	V_{DD} value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	2.98 ^[17] 3.08 3.20 4.08 4.57 4.74 ^[18] 4.82 4.91	V V V V V V V V	
V_{PUMP0} V_{PUMP1} V_{PUMP2} V_{PUMP3} V_{PUMP4} V_{PUMP5} V_{PUMP6} V_{PUMP7}	V_{DD} value for PUMP trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.96 3.03 3.18 4.11 4.55 4.63 4.72 4.90	3.02 3.10 3.25 4.19 4.64 4.73 4.82 5.00	3.08 3.16 3.32 4.28 4.74 4.82 4.91 5.10	V V V V V V V V	

Notes

17. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.
 18. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

AC Electrical Characteristics

AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25°C and are for design guidance only.

Table 28. AC Chip-Level Specifications

Symbol	Description	Min	Typ	Max	Unit	Notes
F _{IMO}	Internal main oscillator (IMO) frequency	23.4	24	24.6 ^[22]	MHz	Trimmed. Utilizing factory trim values.
F _{CPU1}	CPU frequency (5 V nominal)	0.0914	24	24.6 ^[22]	MHz	Trimmed. Utilizing factory trim values. SLIMO mode = 0.
F _{CPU2}	CPU frequency (3.3 V nominal)	0.0914	12	12.3 ^[23]	MHz	Trimmed. Utilizing factory trim values. SLIMO mode = 0.
F _{48M}	Digital PSoC block frequency	0	48	49.2 ^[22, 24]	MHz	Refer to AC Digital Block Specifications on page 40 .
F _{24M}	Digital PSoC block frequency	0	24	24.6 ^[24]	MHz	
F _{32K1}	Internal low speed oscillator (ILO) frequency	15	32	64	kHz	
F _{32K2}	External crystal oscillator	–	32.768	–	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{32K_U}	ILO untrimmed frequency	5	–	100	kHz	After a reset and before the m8c starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this
F _{PLL}	PLL frequency	–	23.986	–	MHz	Multiple (x732) of crystal frequency.
t _{PLLSLEW}	PLL lock time	0.5	–	10	ms	
t _{PLLSLEWSLOW}	PLL lock time for low gain setting	0.5	–	50	ms	
t _{OS}	External crystal oscillator startup to 1%	–	1700	2620	ms	
t _{OSACC}	External crystal oscillator startup to 100 ppm	–	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the t _{OSACC} period. Correct operation assumes a properly loaded 1 μW maximum drive level 32.768 kHz crystal. 3.0 V $\leq V_{DD} \leq 5.5$ V, $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$.
t _{XRST}	External reset pulse width	10	–	–	μs	
DC _{24M}	24 MHz duty cycle	40	50	60	%	
DC _{ILO}	ILO duty cycle	20	50	80	%	
Step _{24M}	24 MHz trim step size	–	50	–	kHz	
t _{POWERUP}	Time from end of POR to CPU executing code	–	16	100	ms	wer-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual .
F _{out48M}	48 MHz output frequency	46.8	48.0	49.2 ^[22, 23]	MHz	Trimmed. Utilizing factory trim values.
F _{MAX}	Maximum frequency of signal on row input or row output.	–	–	12.3	MHz	
SR _{POWER_UP}	Power supply slew rate	–	–	250	V/ms	V _{DD} slew rate during power-up.

Notes




22. 4.75 V $< V_{DD} < 5.25$ V.

23. 3.0 V $< V_{DD} < 3.6$ V. See application note [Adjusting PSoC® Trims for 3.3 V and 2.7 V Operation – AN2012](#) for information on trimming for operation at 3.3 V.

24. See the individual user module datasheets for information on maximum frequencies for user modules.

Table 28. AC Chip-Level Specifications (continued)

Symbol	Description	Min	Typ	Max	Unit	Notes
tjit_IMO ^[25]	24 MHz IMO cycle-to-cycle jitter (RMS)	–	200	700	ps	N = 32
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	–	300	900		
	24 MHz IMO period jitter (RMS)	–	100	400		
tjit_PLL ^[25]	24 MHz IMO cycle-to-cycle jitter (RMS)	–	200	800	ps	N = 32
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	–	300	1200		
	24 MHz IMO period jitter (RMS)	–	100	700		

Figure 13. PLL Lock Timing Diagram

Figure 14. PLL Lock for Low Gain Setting Timing Diagram

Figure 15. External Crystal Oscillator Startup Timing Diagram

Note

 25. Refer to Cypress Jitter Specifications application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information.

AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 33. AC Digital Block Specifications

Function	Description	Min	Typ	Max	Unit	Notes
All functions	Block input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	–	–	49.2	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	24.6	MHz	
Timer ^[26, 27]	Input clock frequency					
	No capture, $V_{DD} \geq 4.75\text{ V}$	–	–	49.2	MHz	
	No capture, $V_{DD} < 4.75\text{ V}$	–	–	24.6	MHz	
	With capture	–	–	24.6	MHz	
	Capture pulse width	50 ^[28]	–	–	ns	
Counter	Input clock frequency					
	No enable input, $V_{DD} \geq 4.75\text{ V}$	–	–	49.2	MHz	
	No enable input, $V_{DD} < 4.75\text{ V}$	–	–	24.6	MHz	
	With enable input	–	–	24.6	MHz	
	Enable input pulse width	50 ^[28]	–	–	ns	
Dead Band	Kill pulse width					
	Asynchronous restart mode	20	–	–	ns	
	Synchronous restart mode	50 ^[28]	–	–	ns	
	Disable mode	50 ^[28]	–	–	ns	
	Input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	–	–	49.2	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	24.6	MHz	
CRCPRS (PRS Mode)	Input clock frequency					
	$V_{DD} \geq 4.75\text{ V}$	–	–	49.2	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	24.6	MHz	
CRCPRS (CRC Mode)	Input clock frequency	–	–	24.6	MHz	
SPIM	Input clock frequency	–	–	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS ^[29]	Input clock (SCLK) frequency	–	–	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 ^[28]	–	–	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8.
	$V_{DD} \geq 4.75\text{ V}$, 2 stop bits	–	–	49.2	MHz	
	$V_{DD} \geq 4.75\text{ V}$, 1 stop bit	–	–	24.6	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	24.6	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8.
	$V_{DD} \geq 4.75\text{ V}$, 2 stop bits	–	–	49.2	MHz	
	$V_{DD} \geq 4.75\text{ V}$, 1 stop bit	–	–	24.6	MHz	
	$V_{DD} < 4.75\text{ V}$	–	–	24.6	MHz	

Notes

- 26. Errata:** When operated between 4.75V to 5.25V, the input capture signal cannot be sourced from Row Output signals or the Broadcast clock signals. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.
- 27. Errata:** When operated between 3.0V to 4.75V, the input capture signal can only be sourced from Row input signal that has been re-synchronized. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.
- 28.** 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).
- 29. Errata:** In PSoC, when one output of one SPI Slave block is connected to the input of other SPI slave block, data is shifted correctly but last bit is read incorrectly. For the workaround and more information related to this problem, see "Errata" on page 61.

AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 36. 5-V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Unit
F _{OSCEXT}	Frequency	0.093	–	24.6	MHz
–	High period	20.6	–	5300	ns
–	Low period	20.6	–	–	ns
–	Power-up IMO to switch	150	–	–	μs

Table 37. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Unit
F _{OSCEXT}	Frequency with CPU clock divide by 1 ^[30]	0.093	–	12.3	MHz
F _{OSCEXT}	Frequency with CPU clock divide by 2 or greater ^[31]	0.186	–	24.6	MHz
–	High period with CPU clock divide by 1	41.7	–	5300	ns
–	Low period with CPU clock divide by 1	41.7	–	–	ns
–	Power-up IMO to switch	150	–	–	μs

AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 38. AC Programming Specifications

Symbol	Description	Min	Typ	Max	Unit	Notes
t _{RSCLK}	Rise time of SCLK	1	–	20	ns	
t _{FSCLK}	Fall time of SCLK	1	–	20	ns	
t _{SSCLK}	Data setup time to falling edge of SCLK	40	–	–	ns	
t _{HSCLK}	Data hold time from falling edge of SCLK	40	–	–	ns	
F _{SCLK}	Frequency of SCLK	0	–	8	MHz	
t _{ERASEB}	Flash erase time (Block)	–	30	–	ms	
t _{WRITE}	Flash block write time	–	10	–	ms	
t _{DSCLK}	Data out delay from falling edge of SCLK	–	–	45	ns	V _{DD} > 3.6
t _{DSCLK3}	Data out delay from falling edge of SCLK	–	–	50	ns	3.0 ≤ V _{DD} ≤ 3.6
t _{ERASEALL}	Flash erase time (Bulk)	–	95	–	ms	Erase all Blocks and protection fields at once
t _{PROGRAM_HOT}	Flash block erase + flash block write time	–	–	80 ^[32]	ms	0 °C ≤ T _j ≤ 100 °C
t _{PROGRAM_COLD}	Flash block erase + flash block write time	–	–	160 ^[32]	ms	–40 °C ≤ T _j ≤ 0 °C

Notes

30. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

31. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.

32. For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs application note [Design Aids – Reading and Writing PSoC® Flash – AN2015](#) for more information.

Figure 22. 20-pin SOIC (0.513 × 0.300 × 0.0932 Inches) Package Outline, 51-85024




Figure 23. 28-pin (300-Mil) Molded DIP




Figure 24. 28-pin (210-Mil) SSOP





Figure 25. 28-pin SOIC (0.713 × 0.300 × 0.0932 Inches) Package Outline, 51-85026

NOTE :

1. JEDEC STD REF MO-119
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
3. DIMENSIONS IN INCHES MIN. MAX.



PART #	
S28.3	STANDARD PKG.
SZ28.3	LEAD FREE PKG.
SX28.3	LEAD FREE PKG.






Figure 26. 44-pin TQFP (10 × 10 × 1.4 mm) A44S Package Outline, 51-85064



51-85064 *F

Figure 27. 48-pin (300-Mil) SSOP



51-85061 *F

Development Tool Selection

This chapter presents the development tools available for all current PSoC device families including the CY8C27x43 family.

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at <http://www.cypress.com> and includes a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com>.

Development Kits

All development kits can be purchased from the Cypress Online Store.

CY3215-DK Basic Development Kit

The **CY3215-DK** is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface lets you to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The **CY3210-MiniProg1** kit lets you to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The **CY3210-PSoCEval1** kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable


CY3214-PSoCEvalUSB

The **CY3214-PSoCEvalUSB** evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MiniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

Ordering Code Definitions

CY 8 C 27 xxx-24xx



Glossary (continued)

duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.
External Reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.
Flash	An electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is OFF.
Flash block	The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.
frequency	The number of cycles or events per unit of time, for a periodic function.
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.
I ² C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.
ICE	The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).
input/output (I/O)	A device that introduces data into or extracts data from a system.
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.
jitter	<ol style="list-style-type: none"> 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams. 2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.
low-voltage detect (LVD)	A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls lower than a selected threshold.
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the slave device .

2. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes.

■ Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

■ Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0°C and above +70°C and within the upper and lower datasheet temperature range is $\pm 5\%$.

■ Trigger Condition(s)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the data sheet limit of $\pm 2.5\%$ when operated beyond the temperature range of 0 to +70 °C.

■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

■ Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

■ Fix Status

There are no fixes planned. The workaround listed above should be used.

2. The Timer Capture Inputs are limited to re-synchronized Row Inputs when operating at less than 4.75 V.

■ Problem Definition

When the device is operating at 3.0 V to 4.75 V, the Input Capture signal source for a digital block operating in Timer mode is limited to a Row Input signal that has been re-synchronized. Maximum width is 16-bits Timer Capture less than 4.75 V. The Row Output signals, Analog Comparator input signals, or the Broadcast Clock signals cannot be used as a source for the Timer Capture signal.

■ Parameters Affected

NA

■ Trigger Condition(S)

Device operating with VCC between 3.0 V to 4.75 V.

■ Scope of Impact


Digital blocks operating in timer mode and user modules relying on the timer's output are affected by this errata element.

■ Workaround

To connect the input capture signal to the output of another block, run the output of that block to a row output, then to a global output, back to a global input, then a row input, where the signal can be re-synchronized.

To connect an analog comparator bus signal to an input capture, this signal must be routed to pass through a re-synchronizer. The only way this can be accomplished is to route the analog comparator on an analog output bus to connect with an I/O pin. This will use up the resource of the analog output bus, and even though this bus is designed for analog signals, the digital signal from the Analog Comparator operates correctly when transmitted on this bus. After the signal reaches the pin, it is converted back to a digital signal and is communicated back to the digital array using the global input bus for that pin. To make this connection, the port pin must be setup with the global input bus enabled. To enable this configuration within PSoC Designer™, first turn ON the analog output, and then enable the global input.

Figure 30. Resynchronized



■ Fix Status

Fix in silicon rev B

3. The I2C_CFG, I2C_SCR, and I2C_MSCR registers have some restrictions as to the CPU frequency that must be in effect when these registers are written.

■ Problem Definition

The CPU frequency must be set to one of the recommended values just prior to a write to these registers and can be immediately set back to the original operating frequency in the instruction just following the register write. A write instruction to these registers occurring at a CPU frequency that is not recommended could result in unpredictable behavior. The table below lists the possible selections of the CPU memory for writes to the I2C_CFG, I2C_SCR, and I2C_MSCR registers, and it highlights the particular settings that are recommended (Rec) and not recommended (NR).

I2C_SCR Write and I2C_MSCR Write	I2C_CFG Write							
	24 MHz	12 MHz	6 MHz	3 MHz	1.5 MHz	375 K	180 K	93 K
24 MHz	NR	NR	NR	NR	NR	NR	NR	NR
12 MHz	NR	NR	Rec	Rec	Rec	Rec	NR	NR
6 MHz	NR	Rec	Rec	NR	NR	Rec	NR	NR
3 MHz	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec
1.5 MHz	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec
375 K	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec
180 K	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec
93 K	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec

■ **Parameters Affected**

NA

■ **Trigger Condition(S)**

See the mentioned table for CPU settings which trigger false writes.

■ **Scope of Impact**

I²C operation is affected by this Errata element.

■ **Workaround**

The I2CHW User Module is designed to implement the recommended combination of register write frequencies. This user module has a parameter that must be set by users of CY8C27x43 Silicon Revision A devices. When this parameter is set, the user module code temporarily changes the CPU frequency to the recommended values when writing to the affected registers. Users of PSoC Designer should download and install the PSoC Designer 4.1 Service Pack 1 which is available on the web at <http://www.cypress.com/psoc>.

■ **Fix Status**

Fix in silicon rev B.