

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega128d4-au

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 15. TC0/1 – 16-bit Timer/Counter Type 0 and 1

## 15.1 Features

- Four 16-bit timer/counters
  - Three timer/counters of type 0
  - One timer/counter of type 1
- 32-bit timer/counter support by cascading two timer/counters
- Up to four compare or capture (CC) channels
  - Four CC channels for timer/counters of type 0
  - Two CC channels for timer/counters of type 1
- Double buffered timer period setting
- Double buffered capture or compare channels
- Waveform generation:
  - Frequency generation
  - Single-slope pulse width modulation
  - Dual-slope pulse width modulation
- Input capture:
  - Input capture with noise cancelling
  - Frequency capture
  - Pulse width capture
  - 32-bit input capture
- Timer overflow and error interrupts/events
- One compare match or input capture interrupt/event per CC channel
- Can be used with event system for:
  - Quadrature decoding
  - Count and direction control
  - Capture
- High-resolution extension
  - Increases frequency and waveform resolution by 4x (2-bit) or 8x (3-bit)
- Advanced waveform extension:
  - Low- and high-side output with programmable dead-time insertion (DTI)
- Event controlled fault protection for safe disabling of drivers

# 15.2 Overview

Atmel AVR XMEGA devices have a set of four flexible 16-bit Timer/Counters (TC). Their capabilities include accurate program execution timing, frequency and waveform generation, and input capture with time and frequency measurement of digital signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit capture.

A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC channels can be used together with the base counter to do compare match control, frequency generation, and pulse width waveform modulation, as well as various input capture operations. A timer/counter can be configured for either capture or compare functions, but cannot perform both at the same time.

A timer/counter can be clocked and timed from the peripheral clock with optional prescaling or from the event system. The event system can also be used for direction control and capture trigger or to synchronize operations.

There are two differences between timer/counter type 0 and type 1. Timer/counter 0 has four CC channels, and timer/counter 1 has two CC channels. All information related to CC channels 3 and 4 is valid only for timer/counter 0. Only Timer/Counter 0 has the split mode feature that split it into two 8-bit Timer/Counters with four compare channels each.



# 26. AC – Analog Comparator

### 26.1 Features

- Two Analog Comparators (ACs)
- Selectable hysteresis
  - No
  - Small
  - Large
- Analog comparator output available on pin
- Flexible input selection
  - All pins on the port
  - Bandgap reference voltage
  - A 64-level programmable voltage scaler of the internal AV<sub>CC</sub> voltage
- Interrupt and event generation on:
  - Rising edge
  - Falling edge
  - Toggle
- Window function interrupt and event generation on:
  - Signal above window
  - Signal inside window
  - Signal below window
- Constant current source with configurable output pin selection

## 26.2 Overview

The analog comparator (AC) compares the voltage levels on two inputs and gives a digital output based on this comparison. The analog comparator may be configured to generate interrupt requests and/or events upon several different combinations of input change.

The important property of the analog comparator's dynamic behavior is the hysteresis. It can be adjusted in order to achieve the optimal operation for each application.

The input selection includes analog port pins, several internal signals, and a 64-level programmable voltage scaler. The analog comparator output state can also be output on a pin for use by external devices.

A constant current source can be enabled and output on a selectable pin. This can be used to replace, for example, external resistors used to charge capacitors in capacitive touch sensing applications.

The analog comparators are always grouped in pairs on each port. These are called analog comparator 0 (AC0) and analog comparator 1 (AC1). They have identical behavior, but separate control registers. Used as pair, they can be set in window mode to compare a signal to a voltage range instead of a voltage level.

PORTA has one AC pair. Notation is ACA.

# 27. Programming and Debugging

## 27.1 Features

- Programming
  - External programming through PDI interface
    - Minimal protocol overhead for fast operation
    - Built-in error detection and handling for reliable operation
  - Boot loader support for programming through any communication interface
- Debugging
  - Nonintrusive, real-time, on-chip debug system
  - No software or hardware resources required from device except pin connection
  - Program flow control
    - Go, Stop, Reset, Step Into, Step Over, Step Out, Run-to-Cursor
  - Unlimited number of user program breakpoints
  - Unlimited number of user data breakpoints, break on:
    - Data location read, write, or both read and write
      - Data location content equal or not equal to a value
      - Data location content is greater or smaller than a value
    - Data location content is within or outside a range
  - No limitation on device clock frequency
- Program and Debug Interface (PDI)
  - Two-pin interface for external programming and debugging
  - Uses the Reset pin and a dedicated pin
  - No I/O pins required during programming or debugging

### 27.2 Overview

The Program and Debug Interface (PDI) is an Atmel proprietary interface for external programming and on-chip debugging of a device.

The PDI supports fast programming of nonvolatile memory (NVM) spaces; flash, EEPOM, fuses, lock bits, and the user signature row.

Debug is supported through an on-chip debug system that offers nonintrusive, real-time debug. It does not require any software or hardware resources except for the device pin connection. Using the Atmel tool chain, it offers complete program flow control and support for an unlimited number of program and complex data breakpoints. Application debug can be done from a C or other high-level language source code level, as well as from an assembler and disassembler level.

Programming and debugging can be done through the PDI physical layer. This is a two-pin interface that uses the Reset pin for the clock input (PDI\_CLK) and one other dedicated pin for data input and output (PDI\_DATA). Any external programmer or on-chip debugger/emulator can be directly connected to this interface.

## 28.2 Alternate Pin Functions

The tables below show the primary/default function for each pin on a port in the first column, the pin number in the second column, and then all alternate pin functions in the remaining columns. The head row shows what peripheral that enable and use the alternate pin functions.

For better flexibility, some alternate functions also have selectable pin locations for their functions, this is noted under the first table where this apply.

PORT A	PIN#	INTERRUPT	ADCA POS/GAINPOS	ADCA NEG	ADCA GAINNEG	ACAPOS	ACANEG	ACAOUT	REFA
GND	38								
AVCC	39								
PA0	40	SYNC	ADC0	ADC0		AC0	AC0		AREF
PA1	41	SYNC	ADC1	ADC1		AC1	AC1		
PA2	42	SYNC/ASYNC	ADC2	ADC2		AC2			
PA3	43	SYNC	ADC3	ADC3		AC3	AC3		
PA4	44	SYNC	ADC4		ADC4	AC4			
PA5	1	SYNC	ADC5		ADC5	AC5	AC5		
PA6	2	SYNC	ADC6		ADC6	AC6			
PA7	3	SYNC	ADC7		ADC7		AC7	AC0OUT	

### Table 28-1. Port A - Alternate Functions

### Table 28-2. Port B - Alternate Functions

PORT B	PIN#	INTERRUPT	ADCAPOS/GAINPOS	REFB
PB0	4	SYNC	ADC8	AREF
PB1	5	SYNC	ADC9	
PB2	6	SYNC/ASYNC	ADC10	
PB3	7	SYNC	ADC11	

### 32.1.11 Power-on Reset Characteristics

### Table 32-16. Power-on Reset Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V (1)	POP throshold voltage falling V	$V_{CC}$ falls faster than 1V/ms	0.4	1.0		
V <sub>POT-</sub> (1)		$V_{CC}$ falls at 1V/ms or slower	0.8	1.0		V
V <sub>POT+</sub>	POR threshold voltage rising $\mathrm{V}_{\mathrm{CC}}$			1.3	1.59	

Note: 1.  $V_{POT-}$  values are only valid when BOD is disabled. When BOD is enabled  $V_{POT-} = V_{POT+}$ .

### 32.1.12 Flash and EEPROM Memory Characteristics

### Table 32-17. Endurance and Data Retention

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			25°C	10K			
		Write/Erase cycles	85°C	10K			Cycle
	Floop		105°C	2K			
	FIDSII		25°C	100			
		Data retention	85°C	25			Year
			105°C	10			
			25°C	100K			
		Write/Erase cycles	85°C	100K			Cycle
	EERDOM		105°C	30K			
	EEFROM		25°C	100			Year
		Data retention	85°C	25			
			105°C	10			

### Table 32-18. Programming Time

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
	Chip erase <sup>(2)</sup>	16KB Flash, EEPROM		45		
		Page erase		4		
	Flash	Page write		4		
		Atomic page erase and write		8		ms
		Page erase		4		
	EEPROM	Page write		4		
		Atomic page erase and write		8		

Notes: 1. Programming is timed from the 2MHz internal oscillator.

### 32.2.13.8 External 32.768kHz Crystal Oscillator and TOSC Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Crystal load capacitance 6.5pF			60	kO
ESR/R1 Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 9.0pF			35	K52	
		Crystal load capacitance 12pF			28	
C <sub>TOSC1</sub>	Parasitic capacitance TOSC1 pin			3.5		ъĘ
C <sub>TOSC2</sub>	Parasitic capacitance TOSC2 pin			3.5		pr
	Recommended safety factor	capacitance load matched to crystal specification	3			

Note:

See Figure 32-11 for definition.

### Figure 32-11.TOSC Input Capacitance



The parasitic capacitance between the TOSC pins is  $C_{L1} + C_{L2}$  in series as seen from the crystal when oscillating without external capacitors.

## 32.4.3 Current Consumption

Table 32-89	Current	Consumption	for	Active	Mode	and	Sleep	Modes
-------------	---------	-------------	-----	--------	------	-----	-------	-------

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			V <sub>CC</sub> = 1.8V		55		
		JZKHZ, EXI. UK	V <sub>CC</sub> = 3.0V		135		
			V <sub>CC</sub> = 1.8V		255		μA
	Active power consumption <sup>(1)</sup>	IMHZ, EXI. CIK	V <sub>CC</sub> = 3.0V		535		
			V <sub>CC</sub> = 1.8V		460	600	
			(-2.0)		1.0	1.4	m (
		32MHz, Ext. Clk	$v_{\rm CC} = 3.0v$		9.5	12	ШA
			V <sub>CC</sub> = 1.8V		2.9		
			V <sub>CC</sub> = 3.0V		3.9		
			V <sub>CC</sub> = 1.8V		62		
	Idle power consumption <sup>(1)</sup>	1MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		118		μΑ
	concernation		V <sub>CC</sub> = 1.8V		125	225	
			V = 2 0V		240	350	
		32MHz, Ext. Clk	v <sub>CC</sub> – 3.0v		3.8	5.5	mA
I <sub>CC</sub>	Power-down power consumption	T = 25°C			0.1	1.0	
		T = 85°C	V <sub>CC</sub> = 3.0V		1.5	4.5	
		T = 105°C			0.1	8.6	
		WDT and sampled BOD enabled, $T = 25^{\circ}C$			1.4	3.0	
		WDT and sampled BOD enabled, T = $85^{\circ}$ C	V <sub>CC</sub> = 3.0V		2.8	6.0	
		WDT and sampled BOD enabled, T = $105^{\circ}C$	_		1.4	8.8	uΔ
		RTC from ULP clock, WDT and	V <sub>CC</sub> = 1.8V		1.2		μ
		sampled BOD enabled, T = 25°C	V <sub>CC</sub> = 3.0V		1.5		
	Power-save power	RTC from 1.024kHz low power	V <sub>CC</sub> = 1.8V		0.6	2.0	
	consumption <sup>(2)</sup>	32.768kHz TOSC, T = 25°C	V <sub>CC</sub> = 3.0V		0.7	2.0	
		RTC from low power 32.768kHz	V <sub>CC</sub> = 1.8V		0.8	3.0	
		TOSC, T = 25°C	V <sub>CC</sub> = 3.0V		1.0	3.0	
	Reset power consumption	Current through RESET pin substracted	V <sub>CC</sub> = 3.0V		300		

Notes: 1. All Power Reduction Registers set.

2. Maximum limits are based on characterization, and not tested in production.



### 32.4.13.3 Calibrated and Tunable 32MHz Internal Oscillator Characteristics

Table 32-106. 32MHz Internal Oscillator Characteristic	Table 32-106.	32MHz Internal	Oscillator	Characteristic
--	---------------	----------------	------------	----------------

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency range	DFLL can tune to this frequency over voltage and temperature	30		55	MHz
	Factory calibrated frequency			32		
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-1.5		1.5	
	User calibration accuracy		-0.2		0.2	%
	DFLL calibration step size			0.22		

### 32.4.13.4 32kHz Internal ULP Oscillator Characteristics

### Table 32-107. 32kHz Internal ULP Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Factory calibrated frequency			32		kHz
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-12		12	0/_
	Accuracy		-30		30	70

### 32.4.13.5 Internal Phase Locked Loop (PLL) Characteristics

### Table 32-108. Internal PLL Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
f <sub>IN</sub>	Input frequency	Output frequency must be within $\mathbf{f}_{\text{OUT}}$	0.4		64		
f <sub>OUT</sub>	Output frequency <sup>(1)</sup>	V <sub>CC</sub> = 1.6 - 1.8V	20		48	MHz	
		V <sub>CC</sub> = 2.7 - 3.6V	20		128		
	Start-up time			25			
	Re-lock time			25		μο	

Note: 1. The maximum output frequency vs. supply voltage is linear between 1.8V and 2.7V, and can never be higher than four times the maximum CPU frequency.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
Rq	Negative impedance <sup>(1)</sup>	XOSCPWR=0, FRQRANGE=0	0.4MHz resonator, CL=100pF	2.4k			Ω
			1MHz crystal, CL=20pF	8.7k			
			2MHz crystal, CL=20pF	2.1k			
		XOSCPWR=0, FRQRANGE=1, CL=20pF	2MHz crystal	4.2k			
			8MHz crystal	250			
			9MHz crystal	195			
		XOSCPWR=0, FRQRANGE=2, CL=20pF	8MHz crystal	360			
			9MHz crystal	285			
			12MHz crystal	155			
		XOSCPWR=0, FRQRANGE=3, CL=20pF	9MHz crystal	365			
			12MHz crystal	200			
			16MHz crystal	105			
		XOSCPWR=1	9MHz crystal	435			
		FRQRANGE=0, CL=20pF	12MHz crystal	235			
			16MHz crystal	125			
		XOSCPWR=1, FRQRANGE=1, CL=20pF	9MHz crystal	495			
			12MHz crystal	270			
			16MHz crystal	145			
		XOSCPWR=1, FRQRANGE=2, CL=20pF	12MHz crystal	305			
			16MHz crystal	160			
		XOSCPWR=1, FRQRANGE=3, CL=20pF	12MHz crystal	380			
			16MHz crystal	205			
	ESR	SF = safety factor				min(R <sub>Q</sub> )/SF	kΩ
	Start-up time	XOSCPWR=0, FRQRANGE=0	0.4MHz resonator, CL=100pF		1.0		
		XOSCPWR=0, FRQRANGE=1	2MHz crystal, CL=20pF		2.6		ms
		XOSCPWR=0, FRQRANGE=2 XOSCPWR=0, FRQRANGE=3	8MHz crystal, CL=20pF		0.8		
			12MHz crystal, CL=20pF		1.0		
		XOSCPWR=1, FRQRANGE=3	16MHz crystal, CL=20pF		1.4		

Figure 33-25. I/O Pin Output Voltage vs. Source Current  $V_{CC}$  = 3.0V







Figure 33-43. Gain Error vs.  $V_{CC}$ T = 25 °C,  $V_{REF}$  = external 1.0V, ADC sample rate = 200ksps







### 33.1.8 Power-on Reset Characteristics



Figure 33-63. Power-on Reset Current Consumption vs. V<sub>CC</sub> BOD level = 3.0V, enabled in continuous mode







Figure 33-91. Idle Mode Supply Current vs.  $V_{CC}$ f<sub>SYS</sub> = 2MHz internal oscillator

Figure 33-90. Idle Mode Supply Current vs.  $\rm V_{\rm CC}$ f<sub>SYS</sub> = 1MHz external clock



Figure 33-106. I/O Pin Output Voltage vs. Source Current



Figure 33-107. I/O Pin Output Voltage vs. Sink Current  $V_{cc} = 1.8V$ 



Figure 33-108. I/O Pin Output Voltage vs. Sink Current



Figure 33-109. I/O Pin Output Voltage vs. Sink Current





Figure 33-140. Reset Pin Input Threshold Voltage vs.  $V_{CC}$  $V_{IH}$  - Reset pin read as "1"





Figure 33-189. I/O Pin Output Voltage vs. Sink Current



### 33.3.2.3 Thresholds and Hysteresis









### 33.4.2.3 Thresholds and Hysteresis





Figure 33-297. Analog Comparator Hysteresis vs. V<sub>CC</sub> Low power, large hysteresis



Figure 33-298. Analog Comparator Current Source vs. Calibration Value Temperature = 25°C







### 33.4.10 Oscillator Characteristics

### 33.4.10.1 Ultra Low-Power Internal Oscillator



