

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFQFN Exposed Pad
Supplier Device Package	44-VQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega128d4-mn

## 3. Overview

The Atmel AVR XMEGA is a family of low power, high performance, and peripheral rich 8/16-bit microcontrollers based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the AVR XMEGA device achieves throughputs CPU approaching one million instructions per second (MIPS) per megahertz, allowing the system designer to optimize power consumption versus processing speed.

The AVR CPU combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the arithmetic logic unit (ALU), allowing two independent registers to be accessed in a single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers.

The AVR XMEGA D4 devices provide the following features: in-system programmable flash with read-while-write capabilities; internal EEPROM and SRAM; four-channel event system and programmable multilevel interrupt controller, 34 general purpose I/O lines, 16-bit real-time counter (RTC); four flexible, 16-bit timer/counters with compare and PWM channels; two USARTs; two two-wire serial interfaces (TWIs); two serial peripheral interfaces (SPIs); one twelve-channel, 12-bit ADC with optional differential input with programmable gain; two analog comparators (ACs) with window mode; programmable watchdog timer with separate internal oscillator; accurate internal oscillators with PLL and prescaler; and programmable brown-out detection.

The program and debug interface (PDI), a fast, two-pin interface for programming and debugging, is available.

The XMEGA D4 devices have five software selectable power saving modes. The idle mode stops the CPU while allowing the SRAM, event system, interrupt controller, and all peripherals to continue functioning. The power-down mode saves the SRAM and register contents, but stops the oscillators, disabling all other functions until the next TWI, or pin-change interrupt, or reset. In power-save mode, the asynchronous real-time counter continues to run, allowing the application to maintain a timer base while the rest of the device is sleeping. In standby mode, the external crystal oscillator keeps running while the rest of the device is sleeping. This allows very fast startup from the external crystal, combined with low power consumption. In extended standby mode, both the main oscillator and the asynchronous timer continue to run. To further reduce power consumption, the peripheral clock to each individual peripheral can optionally be stopped in active mode and idle sleep mode.

Atmel offers a free QTouch library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers.

The devices are manufactured using Atmel high-density, nonvolatile memory technology. The program flash memory can be reprogrammed in-system through the PDI interface. A boot loader running in the device can use any interface to download the application program to the flash memory. The boot loader software in the boot flash section will continue to run while the application flash section is updated, providing true read-while-write operation. By combining an 8/16-bit RISC CPU with in-system, self-programmable flash, the AVR XMEGA is a powerful microcontroller family that provides a highly flexible and cost effective solution for many embedded applications.

All Atmel AVR XMEGA devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.




Mnemonics	Operands	Description	Operation	Flags	#Clocks
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	\$ ← 0	S	1
SEV		Set Two's Complement Overflow	V ← 1	V	1
CLV		Clear Two's Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
		MCU co	ntrol instructions		
BREAK		Break	(See specific descr. for BREAK)	None	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1

Notes:

- 1. Cycle times for data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
- 2. One extra cycle must be added when accessing internal SRAM.



Figure 32-6. SPI Timing Requirements in Slave Mode






## 32.2.4 Wake-up Time from Sleep Modes

Table 32-34. Device Wake-up Time from Sleep Modes with Various System Clock Sources

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
	Wake-up time from idle, standby, and extended standby mode	External 2MHz clock		2.0		
		32.768kHz internal oscillator		120		
		2MHz internal oscillator		2.0		-
		32MHz internal oscillator		0.2		
<sup>L</sup> wakeup		External 2MHz clock		5.0		μs
	Wake-up time from power-save	32.768kHz internal oscillator		320		
	and power-down mode	2MHz internal oscillator		9.0		-
		32MHz internal oscillator		5.0		

Note:

Figure 32-9. Wake-up Time Definition





<sup>1.</sup> The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 32-9. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

### 32.2.11 Power-on Reset Characteristics

Table 32-44. Power-on Reset Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>POT-</sub> <sup>(1)</sup> F	DOD throshold voltage falling V	V <sub>CC</sub> falls faster than 1V/ms	0.4	1.0		
	POR threshold voltage falling V <sub>CC</sub>	V <sub>CC</sub> falls at 1V/ms or slower	0.8	1.0		V
V <sub>POT+</sub>	POR threshold voltage rising V <sub>CC</sub>			1.3	1.59	

Note:

## 32.2.12 Flash and EEPROM Memory Characteristics

Table 32-45. Endurance and Data Retention

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			25°C	10K			
		Write/Erase cycles	85°C	10K			Cycle
	Flash		105°C	2K			
	riasii		25°C	100			
		Data retention	85°C	25			Year
			105°C	10			
		Write/Erase cycles	25°C	100K			Cycle
			85°C	100K			
	EEPROM		105°C	30K			
	EEPROW		25°C	100			Year
		Data retention	85°C	25			
			105°C	10			

Table 32-46. Programming Time

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
	Chip erase <sup>(2)</sup>	32KB Flash, EEPROM		50		
		Page erase		4		
Flash	Flash	Page write		4		
		Atomic page erase and write		8		ms
		Page erase		4		
1	EEPROM	Page write		4		
		Atomic page erase and write		8		

Notes:

- 1. Programming is timed from the 2MHz internal oscillator.
- 2. EEPROM is not erased if the EESAVE fuse is programmed.



<sup>1.</sup>  $V_{POT-}$  values are only valid when BOD is disabled. When BOD is enabled  $V_{POT-} = V_{POT+}$ .

## 32.3.8 Bandgap and Internal 1.0V Reference Characteristics

Table 32-69. Bandgap and Internal 1.0V Reference Characteristics

Symbol	Parameter	Condition	Min. Typ. Max.		Max.	Units
	Startup time	As reference for ADC	1 (	Clk <sub>PER</sub> + 2.5	īμs	ше
	Startup time	As input voltage to ADC and AC		1.5		μs
	Bandgap voltage			1.1		V
INT1V	Internal 1.00V reference	T= 85°C, after calibration	0.99	1.0	1.01	V
	Variation over voltage and temperature	Relative to T= 85°C, V <sub>CC</sub> = 3.0V		±1.5		%

## 32.3.9 Brownout Detection Characteristics

**Table 32-70. Brownout Detection Characteristics** 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
	BOD level 0 falling V <sub>CC</sub>		1.60	1.62	1.72		
	BOD level 1 falling V <sub>CC</sub>			1.8			
	BOD level 2 falling V <sub>CC</sub>			2.0		-	
V	BOD level 3 falling V <sub>CC</sub>			2.2		V	
V <sub>BOT</sub>	BOD level 4 falling V <sub>CC</sub>			2.4		V	
	BOD level 5 falling V <sub>CC</sub>			2.6			
	BOD level 6 falling V <sub>CC</sub>			2.8			
	BOD level 7 falling V <sub>CC</sub>			3.0			
4	Detection time	Continuous mode		0.4			
t <sub>BOD</sub>	Detection time	Sampled mode		1000		μs	
V <sub>HYST</sub>	Hysteresis			1.2		%	



# 32.4 ATxmega128D4

### 32.4.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 32-86 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 32-86. Absolute Maximum Ratings

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>CC</sub>	Power supply voltage		-0.3		4	V
I <sub>vcc</sub>	Current into a V <sub>CC</sub> pin				200	mA
I <sub>GND</sub>	I <sub>GND</sub> Current out of a Gnd pin				200	ША
V <sub>PIN</sub>	Pin voltage with respect to Gnd and V <sub>CC</sub>		-0.5		V <sub>CC</sub> +0.5	V
I <sub>PIN</sub>	I/O pin sink/source current		-25		25	mA
T <sub>A</sub>	Storage temperature		-65		150	°C
T <sub>j</sub>	Junction temperature				150	C

#### 32.4.2 General Operating Ratings

The device must operate within the ratings listed in Table 32-87 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 32-87. General Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>CC</sub>	Power supply voltage		1.60		3.6	V
AV <sub>CC</sub>	AV <sub>CC</sub> Analog supply voltage		1.60		3.6	V
T <sub>A</sub>	Temperature range		-40		85	°C
T <sub>j</sub>	Junction temperature		-40		105	O

Table 32-88. Operating Voltage and Frequency

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
Clk <sub>CPU</sub>	CPU clock frequency	V <sub>CC</sub> = 1.6V	0		12		
		V <sub>CC</sub> = 1.8V	0		12	MHz	
		V <sub>CC</sub> = 2.7V	0		32	IVII IZ	
		V <sub>CC</sub> = 3.6V	0		32		



Table 32-90. Current Consumption for Modules and Peripherals

Symbol	Parameter	Condition <sup>(1)</sup>		Min.	Тур.	Max.	Units
	ULP oscillator				1.0		
	32.768kHz int. oscillator				29		
	2MHz int. oscillator				85		
	ZIVITIZ IIII. USCIIIAIOI	DFLL enabled with	32.768kHz int. osc. as reference		115		
	32MHz int. oscillator				270		
	32MH2 Int. OSCIIIATO	DFLL enabled with	32.768kHz int. osc. as reference		440		
	PLL	20x multiplication f 32MHz int. osc. DI			320		μA
	Watchdog Timer				1.0		
	BOD	Continuous mode		138			
	ВОВ	Sampled mode, inc		1.2			
I <sub>CC</sub>	Internal 1.0V reference				260		
	Temperature sensor				250		
					3.0		
	ADC	150ksps	CURRLIMIT = LOW		2.6		
	ADC	V <sub>REF</sub> = Ext ref	CURRLIMIT = MEDIUM		2.1		mA
			CURRLIMIT = HIGH		1.6		
	AC	High Speed mode			330		
	AC	Low power mode	Low power mode		130		μΑ
	Timer/Counter				16		
	USART	Rx and Tx enabled	I, 9600 BAUD		2.5		
	Flash memory and EEPRO	M programming			4.0	8.0	mA

Note:



All parameters measured as the difference in current consumption between module enabled and disabled. All data at V<sub>CC</sub> = 3.0V, Clk<sub>SYS</sub> = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.

Table 32-110. External Clock with Prescaler<sup>(1)</sup> for System Clock

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1/t <sub>CK</sub>	Clock frequency <sup>(2)</sup>	V <sub>CC</sub> = 1.6 - 1.8V	0		90	MHz
		V <sub>CC</sub> = 2.7 - 3.6V	0		142	IVIT1Z
t <sub>CK</sub>	Clock period	V <sub>CC</sub> = 1.6 - 1.8V	11			
		V <sub>CC</sub> = 2.7 - 3.6V	7			
t <sub>CH</sub>	Clock high time	V <sub>CC</sub> = 1.6 - 1.8V	4.5			
		V <sub>CC</sub> = 2.7 - 3.6V	2.4			ns
<b>t</b>	Clock low time	V <sub>CC</sub> = 1.6 - 1.8V	4.5			
t <sub>CL</sub>		V <sub>CC</sub> = 2.7 - 3.6V	2.4			
t <sub>CR</sub>	Rise time (for maximum frequency)				1.5	
t <sub>CF</sub>	Fall time (for maximum frequency)				1.5	
$\Delta t_{CK}$	Change in period from one clock cycle to the next				10	%

Notes:

- 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
- 2. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

### 32.4.13.7 External 16MHz Crystal Oscillator and XOSC Characteristics

Table 32-111. External 16MHz Crystal Oscillator and XOSC Characteristics

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
		XOSCPWR=0	FRQRANGE=0		<10		
	Cycle to cycle jitter		FRQRANGE=1, 2, or 3		<1		ns
		XOSCPWR=1			<1		
		XOSCPWR=0	FRQRANGE=0		<6		
	Long term jitter	AUSCHWK-U	FRQRANGE=1, 2, or 3		<0.5		
		XOSCPWR=1			<0.5		
	Froguency orrer		FRQRANGE=0		<0.1		
		quency error XOSCPWR=0	FRQRANGE=1		<0.05		%
	requeries error		FRQRANGE=2 or 3		<0.005		
		XOSCPWR=1			<0.005		
	Duty cycle		FRQRANGE=0		40		
		XOSCPWR=0	FRQRANGE=1		42		
			FRQRANGE=2 or 3		45		
		XOSCPWR=1			48		



Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
C <sub>XTAL1</sub>	Parasitic capacitance XTAL1 pin			5.9		
C <sub>XTAL2</sub>	Parasitic capacitance XTAL2 pin			8.3		pF
C <sub>LOAD</sub>	Parasitic capacitance load			3.5		

Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.


#### 32.4.13.8 External 32.768kHz Crystal Oscillator and TOSC Characteristics

Table 32-112. External 32.768kHz Crystal Oscillator and TOSC Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ESR/R1	Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	kΩ
		Crystal load capacitance 9.0pF			35	
C <sub>TOSC</sub>	Parasitic capacitance	Normal mode		4.7		pF
		Low power mode		5.2		
	Recommended safety factor	Capacitance load matched to crystal specification	3			

Note: 1. See Figure 32-25 for definition.

Figure 32-25.TOSC Input Capacitance




The parasitic capacitance between the TOSC pins is  $C_{L1} + C_{L2}$  in series as seen from the crystal when oscillating without external capacitors.



Figure 33-17. Power-down Mode Supply Current vs. Temperature


Watchdog and sampled BOD enabled and running from internal ULP oscillator




#### 33.1.1.4 Power-save Mode Supply Current


Figure 33-18. Power-save Mode Supply Current vs.V<sub>CC</sub>

Real Time Counter enabled and running from 1.024kHz output of 32.768kHz TOSC











### 33.1.7 External Reset Characteristics

Figure 33-57. Minimum Reset Pin Pulse Width vs.  $V_{\rm CC}$ 





Figure 33-58. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage





#### 33.1.9.4 32MHz Internal Oscillator

Figure 33-71. 32MHz Internal Oscillator Frequency vs. Temperature DFLL disabled




Figure 33-72. 32MHz Internal Oscillator Frequency vs. Temperature DFLL enabled, from the 32.768kHz internal oscillator






Figure 33-88. Idle Mode Supply Current vs. Frequency  $f_{\rm SYS}$  = 1 - 32MHz external clock, T = 25°C




Figure 33-89. Idle Mode Supply Current vs.  $V_{CC}$  $f_{SYS} = 32.768kHz$  internal oscillator







Figure 33-120. DNL Error vs. Input code








Figure 33-163. Active Mode Supply Current vs.  $V_{CC}$  $f_{SYS} = 2MHz$  internal oscillator




Figure 33-164. Active Mode Supply Current vs.  $V_{CC}$  $f_{SYS} = 32MHz$  internal oscillator prescaled to 8MHz






Figure 33-187. I/O Pin Output Voltage vs. Sink Current

 $V_{CC} = 3.0V$ 




Figure 33-188. I/O Pin Output Voltage vs. Sink Current

 $V_{CC} = 3.3V$ 






Figure 33-205. Noise vs.  $V_{REF}$  $T = 25 \, \text{C}, \, V_{CC} = 3.6 V, \, ADC \, sampling \, speed = 500 ksps$ 




Figure 33-206. Noise vs.  $V_{\rm CC}$ 

 $T = 25\,$ °C,  $V_{REF}$  = external 1.0V, ADC sampling speed = 500ksps







Figure 33-249. Active Mode Supply Current vs.  $V_{CC}$  $f_{SYS}$  = 32MHz internal oscillator



## 33.4.1.2 Idle Mode Supply Current

Figure 33-250. Idle Mode Supply Current vs. Frequency  $f_{\rm SYS} = 0$  - 1MHz external clock,  $T = 25^{\circ}{\rm C}$ 

