



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	49-VFBGA
Supplier Device Package	49-VFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega16d4-cu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Code	Flash (Bytes)	EEPROM (Bytes)	SRAM (Bytes)	Speed (MHz)	Power Supply	Package ⁽¹⁾⁽²⁾⁽³⁾	Temp	
ATxmega128D4-AN	128K + 8K	2K	8K					
ATxmega128D4-ANR ⁽⁴⁾	128K + 8K	2K	8K	-				
ATxmega64D4-AN	64K + 4K	2K	4K	-				
ATxmega64D4-ANR ⁽⁴⁾	64K + 4K	2K	4K	-		44.0		
ATxmega32D4-AN	32K + 4K	1K	4K	-		44A		
ATxmega32D4-ANR ⁽⁴⁾	32K + 4K	1K	4K					
ATxmega16D4-AN	16K + 4K	1K	2K					
ATxmega16D4-ANR ⁽⁴⁾	16K + 4K	1K	2K	20	16 261/	3.6V	40°C 105°C	
ATxmega128D4-M7	128K + 8K	2K	8K	- 32	1.0 - 3.0V		-40 C - 105 C	
ATxmega128D4-M7R ⁽⁴⁾	128K + 8K	2K	8K					
ATxmega64D4-M7	64K + 4K	2K	4K	-				
ATxmega64D4-M7R ⁽⁴⁾	64K + 4K	2K	4K			44141		
ATxmega32D4-M7	32K + 4K	1K	4K	-		441011		
ATxmega32D4-M7R ⁽⁴⁾	32K + 4K	1K	4K					
ATxmega16D4-M7	16K + 4K	1K	2K					
ATxmega16D4-M7R ⁽⁴⁾	16K + 4K	1K	2K					

Notes:

1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For packaging information see "Packaging information" on page 64.

4. Tape and Reel.

Package type					
44A	44-lead, 10*10mm body size, 1.0mm body thickness, 0.8mm lead pitch, thin profile plastic quad flat package (TQFP)				
44M1	44-Pad, 7*7*1mm body, lead pitch 0.50mm, 5.20mm exposed pad, thermally enhanced plastic very thin quad no lead package (VQFN)				
49C2	49-ball (7 * 7 Array), 0.65mm pitch, 5.0*5.0*1.0mm, very thin, fine-pitch ball grid array package (VFBGA)				

Typical Applications

Industrial control	Climate control	Low power battery applications
Factory automation	RF and ZigBee [®]	Power tools
Building control	USB connectivity	HVAC
Board control	Sensor control	Utility metering
White goods	Optical	Medical applications

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.

The ALU is directly connected to the fast-access register file. The 32 x 8-bit general purpose working registers all have single clock cycle access time allowing single-cycle arithmetic logic unit (ALU) operation between registers or between a register and an immediate. Six of the 32 registers can be used as three 16-bit address pointers for program and data space addressing, enabling efficient address calculations.

The memory spaces are linear. The data memory space and the program memory space are two different memory spaces.

The data memory space is divided into I/O registers, SRAM, and external RAM. In addition, the EEPROM can be memory mapped in the data memory.

All I/O status and control registers reside in the lowest 4KB addresses of the data memory. This is referred to as the I/O memory space. The lowest 64 addresses can be accessed directly, or as the data space locations from 0x00 to 0x3F. The rest is the extended I/O memory space, ranging from 0x0040 to 0x0FFF. I/O registers here must be accessed as data space locations using load (LD/LDS/LDD) and store (ST/STS/STD) instructions.

The SRAM holds data. Code execution from SRAM is not supported. It can easily be accessed through the five different addressing modes supported in the AVR architecture. The first SRAM address is 0x2000.

Data addresses 0x1000 to 0x1FFF are reserved for memory mapping of EEPROM.

The program memory is divided in two sections, the application program section and the boot program section. Both sections have dedicated lock bits for write and read/write protection. The SPM instruction that is used for self-programming of the application flash memory must reside in the boot program section. The application section contains an application table section with separate lock bits for write and read/write protection. The application table section can be used for safe storing of nonvolatile data in the program memory.

6.4 ALU - Arithmetic Logic Unit

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed. The ALU operates in direct connection with all 32 general purpose registers. In a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed and the result is stored in the register file. After an arithmetic or logic operation, the status register is updated to reflect information about the result of the operation.

ALU operations are divided into three main categories – arithmetic, logical, and bit functions. Both 8- and 16-bit arithmetic is supported, and the instruction set allows for efficient implementation of 32-bit aritmetic. The hardware multiplier supports signed and unsigned multiplication and fractional format.

6.4.1 Hardware Multiplier

The multiplier is capable of multiplying two 8-bit numbers into a 16-bit result. The hardware multiplier supports different variations of signed and unsigned integer and fractional numbers:

- Multiplication of unsigned integers
- Multiplication of signed integers
- Multiplication of a signed integer with an unsigned integer
- Multiplication of unsigned fractional numbers
- Multiplication of signed fractional numbers
- Multiplication of a signed fractional number with an unsigned one

A multiplication takes two CPU clock cycles.

12. WDT – Watchdog Timer

12.1 Features

- Issues a device reset if the timer is not reset before its timeout period
- Asynchronous operation from dedicated oscillator
- 1kHz output of the 32kHz ultra low power oscillator
- 11 selectable timeout periods, from 8ms to 8s
- Two operation modes:
 - Normal mode
 - Window mode
- Configuration lock to prevent unwanted changes

12.2 Overview

The watchdog timer (WDT) is a system function for monitoring correct program operation. It makes it possible to recover from error situations such as runaway or deadlocked code. The WDT is a timer, configured to a predefined timeout period, and is constantly running when enabled. If the WDT is not reset within the timeout period, it will issue a microcontroller reset. The WDT is reset by executing the WDR (watchdog timer reset) instruction from the application code.

The window mode makes it possible to define a time slot or window inside the total timeout period during which WDT must be reset. If the WDT is reset outside this window, either too early or too late, a system reset will be issued. Compared to the normal mode, this can also catch situations where a code error causes constant WDR execution.

The WDT will run in active mode and all sleep modes, if enabled. It is asynchronous, runs from a CPU-independent clock source, and will continue to operate to issue a system reset even if the main clocks fail.

The configuration change protection mechanism ensures that the WDT settings cannot be changed by accident. For increased safety, a fuse for locking the WDT settings is also available.

19. RTC – 16-bit Real-Time Counter

19.1 Features

- 16-bit resolution
- Selectable clock source
 - 32.768kHz external crystal
 - External clock
 - 32.768kHz internal oscillator
 - 32kHz internal ULP oscillator
- Programmable 10-bit clock prescaling
- One compare register
- One period register
- Clear counter on period overflow
- Optional interrupt/event on overflow and compare match

19.2 Overview

The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low-power sleep modes, to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.

The reference clock is typically the 1.024kHz output from a high-accuracy crystal of 32.768kHz, and this is the configuration most optimized for low power consumption. The faster 32.768kHz output can be selected if the RTC needs a resolution higher than 1ms. The RTC can also be clocked from an external clock signal, the 32.768kHz internal oscillator or the 32kHz internal ULP oscillator.

The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter. A wide range of resolutions and time-out periods can be configured. With a 32.768kHz clock source, the maximum resolution is 30.5µs, and time-out periods can range up to 2000 seconds. With a resolution of 1s, the maximum timeout period is more than18 hours (65536 seconds). The RTC can give a compare interrupt and/or event when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period register value.

Figure 19-1. Real-time Counter Overview



32.1.4 Wake-up Time from Sleep Modes

Symbol	Parameter	Condition	Min.	Typ. ⁽¹⁾	Max.			
		External 2MHz clock		2.0				
	Wake-up time from idle, standby, and extended standby mode	32.768kHz internal oscillator		120				
		2MHz internal oscillator		2.0				
t		32MHz internal oscillator		0.2				
^L wakeup	Wake-up time from power-save and power-down mode	External 2MHz clock		5.0				
		32.768kHz internal oscillator		320				
		2MHz internal oscillator		9.0				

2MHz internal oscillator

32MHz internal oscillator

Table 32-6.	Device Wake-up	o Time from Slee	p Modes with Various	System Clock Sources

Note: 1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 32-2. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Figure 32-2. Wake-up Time Definition





Units

μs

9.0

5.0

32.2.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 32-35. I/O Pin Characteristics

Symbol	Parameter	Con	dition	Min.	Тур.	Max.	Units
I _{OH} ⁽¹⁾ / I _{OL} ⁽²⁾	I/O pin source/sink current			-20		20	mA
V	High level input voltage	V _{CC} = 2.4 - 3.6V		0.7*Vcc		V _{CC} +0.5	
VIH	High level liput voltage	V _{CC} = 1.6 - 2.4V		0.8*V _{CC}		V _{CC} +0.5	
V	Low lovel input veltage	V _{CC} = 2.4- 3.6V		-0.5		0.3*V _{CC}	
۷IL		V _{CC} = 1.6 - 2.4V		-0.5		0.2*V _{CC}	
	High level output voltage	V _{CC} = 3.3V	I _{OH} = -4mA	2.6	2.9		V
V _{OH}		V _{CC} = 3.0V	I _{OH} = -3mA	2.1	2.7		v
		V _{CC} = 1.8V	I _{OH} = -1mA	1.4	1.6		
	Low level output voltage	V _{CC} = 3.3V	I _{OL} = 8mA		0.4	0.76	
V _{OL}		V _{CC} = 3.0V	I _{OL} = 5mA		0.3	0.64	
		V _{CC} = 1.8V	I _{OL} = 3mA		0.2	0.46	
I _{IN}	Input leakage current I/O pin	T = 25°C			<0.01	1	μA
R _P	Pull/buss keeper resistor				25		kΩ

Notes:

1. The sum of all I_{OH} for PORTA and PORTB must not exceed 100mA. The sum of all I_{OH} for PORTC, PORTD, PORTE must for each port not exceed 200mA. The sum of all I_{OH} for pins PF[0-5] on PORTF must not exceed 200mA. The sum of all I_{OL} for pins PF[6-7] on PORTF, PORTR and PDI must not exceed 100mA.

The sum of all I_{OL} for PORTC, PORTD PORTF must not exceed 100mA. The sum of all I_{OL} for PORTC, PORTD, PORTE must for each port not exceed 200mA. The sum of all I_{OL} for pins PF[0-5] on PORTF must not exceed 200mA. The sum of all I_{OL} for pins PF[0-5] on PORTF, PORTR and PDI must not exceed 100mA. 2.

The maximum CPU clock frequency depends on V_{CC}. As shown in Figure 32-15 the Frequency vs. V_{CC} curve is linear between 1.8V < V_{CC} < 2.7V.

Figure 32-15.Maximum Frequency vs. V_{CC}





Table 32-67. Gain Stage Characteristics

Symbol	Parameter	Condition	I	Min.	Тур.	Max.	Units
R _{in}	Input resistance	Switched in normal mode			4.0		kΩ
C _{sample}	Input capacitance	Switched in normal mode			4.4		pF
	Signal range	Gain stage output		0		V _{CC} - 0.6	V
	Propagation delay	ADC conversion rate		1		Clk _{ADC} cycles	
	Sample rate	Same as ADC		14		200	kHz
INL ⁽¹⁾	Integral non-linearity	50ksps	All gain settings		±1.5	±4	lsb
		1x gain, normal mode			-0.8		
	Gain error	8x gain, normal mode		-2.5		%	
		64x gain, normal mode			-3.5		
		1x gain, normal mode			-2		
	Offset error, output referred	8x gain, normal mode			-5		mV
		64x gain, normal mode			-4		
		1x gain, normal mode			0.5		
	Noise	8x gain, normal mode	V _{CC} = 3.6V Ext. V _{DEE}		1.5		mV rms
		64x gain, normal mode	-/··· * REF		11		

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.

32.3.7 Analog Comparator Characteristics

Table 32-68. Analog Comparator Characteristics

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
V _{off}	Input offset voltage				<±10		mV
l _{lk}	Input leakage current				<1		nA
	Input voltage range			-0.1		AV _{CC}	V
	AC startup time				100		μs
V _{hys1}	Hysteresis, none				0		
V _{hys2}	Hysteresis, small				13		mV
V _{hys3}	Hysteresis, large				30		
t	Propagation delay	V _{CC} = 3.0V, T= 85°C	mode = HS		30	90	ne
^L delay					30		115
	64-Level voltage scaler	Integral non-linearity (INL)			0.3	0.5	lsb

Table 32-81. External Clock with Prescaler⁽¹⁾ for System Clock

Symbo I	Parameter	Condition	Min.	Тур.	Max.	Units
1/+	$Clock frequency^{(2)}$	V _{CC} = 1.6 - 1.8V	0		90	MH-7
I''CK	Clock requercy a	V _{CC} = 2.7 - 3.6V	0		142	
+	Clock pariad	V _{CC} = 1.6 - 1.8V	11			
ЧСК	Clock period	V _{CC} = 2.7 - 3.6V	7			
t _{CH}	Clock high time	V _{CC} = 1.6 - 1.8V	4.5			
		V _{CC} = 2.7 - 3.6V	2.4			20
+	Clock low time	V _{CC} = 1.6 - 1.8V	4.5			115
t _{CL}		V _{CC} = 2.7 - 3.6V	2.4			
t _{CR}	Rise time (for maximum frequency)				1.5	
t _{CF}	Fall time (for maximum frequency)				1.5	
Δt_{CK}	Change in period from one clock cycle to the next				10	%

Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.

2. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

32.3.13.7 External 16MHz Crystal Oscillator and XOSC Characteristics

Table 32-82. External 16MHz Crystal Oscillator and XOSC Characteristics

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			FRQRANGE=0		<10		
	Cycle to cycle jitter	XUSCPWR-0	FRQRANGE=1, 2, or 3		<1		
		XOSCPWR=1			<1		20
			FRQRANGE=0		<6		115
	Long term jitter	XUSCFWR-0	FRQRANGE=1, 2, or 3		<0.5		
		XOSCPWR=1			<0.5		
		XOSCPWR=0	FRQRANGE=0		<0.1		
	Fragueney error		FRQRANGE=1		<0.05		
	Frequency end		FRQRANGE=2 or 3		<0.005		
		XOSCPWR=1			<0.005		0/
Duty cycle			FRQRANGE=0		40		70
		XOSCPWR=0	FRQRANGE=1		42		
			FRQRANGE=2 or 3		45		
		XOSCPWR=1			48		







Figure 33-11. Idle Mode Supply Current vs. $\rm V_{\rm CC}$



f_{SYS} = 2MHz internal oscillator



Figure 33-49. Analog Comparator Hysteresis vs. V_{CC} Low power, small hysteresis





Figure 33-51. Analog Comparator Current Source vs. Calibration Value $T = 25 \, \mathfrak{C}$



Figure 33-52. Analog Comparator Current Source vs. Calibration Value $V_{cc} = 3.0V$











33.1.10 Two-Wire Interface Characteristics



Figure 33-77. SDA Hold Time vs. Temperature





Figure 33-183. I/O Pin Output Voltage vs. Source Current $V_{CC} = 3.0V$







Figure 33-205. Noise vs. V_{REF} T = 25 °C, V_{CC} = 3.6V, ADC sampling speed = 500ksps









33.3.11 Two-Wire Interface Characteristics





33.3.12 PDI Characteristics





34.1.5 Rev. A/B

- Bandgap voltage input for the ACs can not be changed when used for both ACs simultaneously
- VCC voltage scaler for AC is non-linear
- ADC gain stage cannot be used for single conversion
- ADC has increased INL error for some operating conditions
- ADC gain stage output range is limited to 2.4 V
- ADC Event on compare match non-functional
- ADC propagation delay is not correct when 8x -64x gain is used
- Bandgap measurement with the ADC is non-functional when VCC is below 2.7V
- Accuracy lost on first three samples after switching input to ADC gain stage
- Configuration of PGM and CWCM not as described in XMEGA A Manual
- PWM is not restarted properly after a fault in cycle-by-cycle mode
- BOD: BOD will be enabled at any reset
- Sampled BOD in Active mode will cause noise when bandgap is used as reference
- EEPROM page buffer always written when NVM DATA0 is written
- Pending full asynchronous pin change interrupts will not wake the device
- Pin configuration does not affect Analog Comparator Output
- NMI Flag for Crystal Oscillator Failure automatically cleared
- Flash Power Reduction Mode can not be enabled when entering sleep
- Crystal start-up time required after power-save even if crystal is source for RTC
- RTC Counter value not correctly read after sleep
- Pending asynchronous RTC-interrupts will not wake up device
- TWI Transmit collision flag not cleared on repeated start
- Clearing TWI Stop Interrupt Flag may lock the bus
- TWI START condition at bus timeout will cause transaction to be dropped
- TWI Data Interrupt Flag (DIF) erroneously read as set
- WDR instruction inside closed window will not issue reset
- Inverted I/O enable does not affect Analog Comparator Output
- TWIE is not available
- CRC generator module is not available
- ADC 1/x gain setting and VCC/2 reference setting is not available
- TOSC alternate pin locations is not available
- TWI SDAHOLD time configuration is not available
- Timer/Counter 2 is not available
- HIRES+ option is not available
- Alternate pin locations for digital peripherals are not available
- XOSCPWR high drive option for external crystal is not available
- PLL divide by two option is not available
- Real Time Counter non-prescaled 32kHZ clock options are not available
- PLL lock detection failure function is not available
- Non available functions and options
- Temperature sensor not calibrated
- Disabling the USART transmitter does not automatically set the TxD pin direction to output.



Problem fix/Workaround

None for Output/Pull configuration.

For inverted I/O, configure the Analog Comparator to give an inverted result (i.e. connect positive input to the negative AC input and vice versa), or use and external inverter to change polarity of Analog Comparator output.

16. NMI Flag for Crystal Oscillator Failure automatically cleared

NMI flag for Crystal Oscillator Failure (XOSCFDIF) will be automatically cleared when executing the NMI interrupt handler

Problem fix/Workaround

This device revision has only one NMI interrupt source, so checking the interrupt source in software is not required

17. Flash Power Reduction Mode can not be enabled when entering sleep

If Flash Power Reduction Mode is enabled when entering Power-save or Extended Standby sleep mode, the device will only wake up on every fourth wake-up request. If Flash Power Reduction Mode is enabled when entering Idle sleep mode, the wake-up time will vary with up to 16 CPU clock cycles.

Problem fix/Workaround

Disable Flash Power Reduction mode before entering sleep mode.

18. Crystal start-up time required after power-save even if crystal is source for RTC

Even if 32.768 kHz crystal is used for RTC during sleep, the clock from the crystal will not be ready for the system before the specified start-up time. See "XOSCSEL[3:0]: Crystal Oscillator Selection " in XMEGA A Manual. If BOD is used in active mode, the BOD will be on during this period (0.5s).

Problem fix/Workaround

If faster start-up is required, go to sleep with internal oscillator as system clock

19. RTC Counter value not correctly read after sleep

If the RTC is set to wake up the device on RTC Overflow and bit 0 of RTC CNT is identical to bit 0 of RTC PER as the device is entering sleep, the value in the RTC count register can not be read correctly within the first prescaled RTC clock cycle after wakeup. The value read will be the same as the value in the register when entering sleep.

The same applies if RTC Compare Match is used as wake-up source.

Problem fix/Workaround

Wait at least one prescaled RTC clock cycle before reading the RTC CNT value.

20. Pending asynchronous RTC-interrupts will not wake up device

Asynchronous Interrupts from the Real-Time-Counter that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again.

Problem fix/Workaround

None.

21. TWI Transmit collision flag not cleared on repeated start

The TWI transmit collision flag should be automatically cleared on start and repeated start, but is only cleared on start.

Problem fix/Workaround

Clear the flag in software after address interrupt.

22. Clearing TWI Stop Interrupt Flag may lock the bus

If software clears the STOP Interrupt Flag (APIF) on the same Peripheral Clock cycle as the hardware sets this flag due to a new address received, CLKHOLD is not cleared and the SCL line is not released. This will lock the bus.

Problem fix/Workaround

Check if the bus state is IDLE. If this is the case, it is safe to clear APIF. If the bus state is not IDLE, wait for the SCL pin to be low before clearing APIF.

```
Code:
 /* Only clear the interrupt flag if within a "safe zone". */
 while ( /* Bus not IDLE: */
         ((COMMS TWI.MASTER.STATUS & TWI MASTER BUSSTATE gm) !=
          TWI MASTER BUSSTATE IDLE gc)) &&
           /* SCL not held by slave: */
           ! (COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm)
       )
 {
     /* Ensure that the SCL line is low */
     if ( !(COMMS PORT.IN & PIN1 bm) )
         if ( !(COMMS_PORT.IN & PIN1_bm) )
             break;
 }
 /* Check for an pending address match interrupt */
 if ( !(COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm) )
 {
     /* Safely clear interrupt flag */
     COMMS TWI.SLAVE.STATUS |= (uint8 t) TWI SLAVE APIF bm;
 }
```

23. TWI START condition at bus timeout will cause transaction to be dropped

If Bus Timeout is enabled and a timeout occurs on the same Peripheral Clock cycle as a START is detected, the transaction will be dropped.

Problem fix/Workaround

None.

24. TWI Data Interrupt Flag erroneously read as set

When issuing the TWI slave response command CMD=0b11, it takes 1 Peripheral Clock cycle to clear the data interrupt flag (DIF). A read of DIF directly after issuing the command will show the DIF still set.

Problem fix/Workaround

Add one NOP instruction before checking DIF.

25. WDR instruction inside closed window will not issue reset

When a WDR instruction is execute within one ULP clock cycle after updating the window control register, the counter can be cleared without giving a system reset.

Problem fix/Workaround

Wait at least one ULP clock cycle before executing a WDR instruction.

26. Inverted I/O enable does not affect Analog Comparator Output

The inverted I/O pin function does not affect the Analog Comparator output function.

