




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	49-VFBGA
Supplier Device Package	49-VFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega16d4-cur

Figure 26-1. Analog Comparator Overview



The window function is realized by connecting the external inputs of the two analog comparators in a pair as shown in [Figure 26-2](#).

Figure 26-2. Analog Comparator Window Function



Base address	Name	Description
0x0680	PORTE	Port E
0x07E0	PORTR	Port R
0x0800	TCC0	Timer/counter 0 on port C
0x0840	TCC1	Timer/counter 1 on port C
0x0880	AWEXC	Advanced waveform extension on port C
0x0890	HIRES	High resolution extension on port C
0x08A0	USARTC0	USART 0 on port C
0x08C0	SPIC	Serial peripheral interface on port C
0x08F8	IRCOM	Infrared communication module
0x0900	TCD0	Timer/counter 0 on port D
0x09A0	USARTD0	USART 0 on port D
0x09C0	SPID	Serial peripheral interface on port D
0x0A00	TCE0	Timer/counter 0 on port E

32.2 ATxmega32D4

32.2.1 Absolute Maximum Ratings

Stresses beyond those listed in [Table 32-29](#) under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 32-29. Absolute Maximum Ratings

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{CC}	Power supply voltage		-0.3		4	V
I_{VCC}	Current into a V_{CC} pin				200	mA
I_{GND}	Current out of a Gnd pin				200	
V_{PIN}	Pin voltage with respect to Gnd and V_{CC}		-0.5		$V_{CC}+0.5$	V
I_{PIN}	I/O pin sink/source current		-25		25	mA
T_A	Storage temperature		-65		150	°C
T_J	Junction temperature				150	

32.2.2 General Operating Ratings

The device must operate within the ratings listed in [Table 32-30](#) in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 32-30. General Operating Conditions

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{CC}	Power supply voltage		1.60		3.6	V
AV_{CC}	Analog supply voltage		1.60		3.6	
T_A	Temperature range		-40		85	°C
T_J	Junction temperature		-40		105	

Table 32-31. Operating Voltage and Frequency

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Clk_{CPU}	CPU clock frequency	$V_{CC} = 1.6V$	0		12	MHz
		$V_{CC} = 1.8V$	0		12	
		$V_{CC} = 2.7V$	0		32	
		$V_{CC} = 3.6V$	0		32	

The maximum CPU clock frequency depends on V_{CC} . As shown in [Figure 32-8](#) the Frequency vs. V_{CC} curve is linear between $1.8V < V_{CC} < 2.7V$.

32.3.5 I/O Pin Characteristics

The I/O pins comply with the JEDEC LVTTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 32-63. I/O Pin Characteristics

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$I_{OH}^{(1)}/I_{OL}^{(2)}$	I/O pin source/sink current			-15		15	mA
V_{IH}	High level input voltage	$V_{CC} = 2.7 - 3.6V$		2		$V_{CC}+0.3$	V
		$V_{CC} = 2.0 - 2.7V$		$0.7 \cdot V_{CC}$		$V_{CC}+0.3$	
		$V_{CC} = 1.6 - 2.0V$		$0.7 \cdot V_{CC}$		$V_{CC}+0.3$	
V_{IL}	Low level input voltage	$V_{CC} = 2.7 - 3.6V$		-0.3		$0.3 \cdot V_{CC}$	
		$V_{CC} = 2.0 - 2.7V$		-0.3		$0.3 \cdot V_{CC}$	
		$V_{CC} = 1.6 - 2.0V$		-0.3		$0.3 \cdot V_{CC}$	
V_{OH}	High level output voltage	$V_{CC} = 3.0 - 3.6V$	$I_{OH} = -2mA$	2.4	$0.94 \cdot V_{CC}$		
		$V_{CC} = 3.3V$	$I_{OH} = -4mA$	2.6	2.9		
		$V_{CC} = 3.0V$	$I_{OH} = -3mA$	2.1	2.6		
		$V_{CC} = 1.8V$	$I_{OH} = -1mA$	1.4	1.6		
V_{OL}	Low level output voltage	$V_{CC} = 3.0 - 3.6V$	$I_{OL} = 2mA$		$0.05 \cdot V_{CC}$	0.4	
		$V_{CC} = 3.3V$	$I_{OL} = 8mA$		0.4	0.76	
		$V_{CC} = 3.0V$	$I_{OL} = 5mA$		0.3	0.64	
		$V_{CC} = 1.8V$	$I_{OL} = 3mA$		0.2	0.46	
I_{IN}	Input leakage current	$T = 25^{\circ}C$			<0.001	0.1	μA
R_P	Pull/Buss keeper resistor				24		$k\Omega$
t_r	Rise time	No load			4		ns

- Notes:
1. The sum of all I_{OH} for PORTA and PORTB must not exceed 100mA.
The sum of all I_{OH} for PORTC must not exceed 200mA.
The sum of all I_{OH} for PORTD and pins PE[0-1] on PORTE must not exceed 200mA.
The sum of all I_{OH} for PE[2-3] on PORTE, PORTR and PDI must not exceed 100mA.
 2. The sum of all I_{OL} for PORTA and PORTB must not exceed 100mA.
The sum of all I_{OL} for PORTC must not exceed 200mA.
The sum of all I_{OL} for PORTD and pins PE[0-1] on PORTE must not exceed 200mA.
The sum of all I_{OL} for PE[2-3] on PORTE, PORTR and PDI must not exceed 100mA.

Table 32-81. External Clock with Prescaler⁽¹⁾ for System Clock

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$1/t_{CK}$	Clock frequency ⁽²⁾	$V_{CC} = 1.6 - 1.8V$	0		90	MHz
		$V_{CC} = 2.7 - 3.6V$	0		142	
t_{CK}	Clock period	$V_{CC} = 1.6 - 1.8V$	11			ns
		$V_{CC} = 2.7 - 3.6V$	7			
t_{CH}	Clock high time	$V_{CC} = 1.6 - 1.8V$	4.5			
		$V_{CC} = 2.7 - 3.6V$	2.4			
t_{CL}	Clock low time	$V_{CC} = 1.6 - 1.8V$	4.5			
		$V_{CC} = 2.7 - 3.6V$	2.4			
t_{CR}	Rise time (for maximum frequency)				1.5	
t_{CF}	Fall time (for maximum frequency)				1.5	
Δt_{CK}	Change in period from one clock cycle to the next				10	%

- Notes:
1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
 2. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

32.3.13.7 External 16MHz Crystal Oscillator and XOSC Characteristics

Table 32-82. External 16MHz Crystal Oscillator and XOSC Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Cycle to cycle jitter	XOSCPWR=0	FRQRANGE=0	<10		ns
			FRQRANGE=1, 2, or 3	<1		
		XOSCPWR=1		<1		
	Long term jitter	XOSCPWR=0	FRQRANGE=0	<6		
			FRQRANGE=1, 2, or 3	<0.5		
		XOSCPWR=1		<0.5		
	Frequency error	XOSCPWR=0	FRQRANGE=0	<0.1		%
			FRQRANGE=1	<0.05		
			FRQRANGE=2 or 3	<0.005		
		XOSCPWR=1		<0.005		
	Duty cycle	XOSCPWR=0	FRQRANGE=0	40		
			FRQRANGE=1	42		
			FRQRANGE=2 or 3	45		
		XOSCPWR=1		48		

Table 32-113. SPI Timing Characteristics and Requirements

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
t_{SCK}	SCK period	Master		(See Table 17-4 in XMEGA D Manual)		ns
t_{SCKW}	SCK high/low width	Master		$0.5 \cdot SCK$		
t_{SCKR}	SCK rise time	Master		2.7		
t_{SCKF}	SCK fall time	Master		2.7		
t_{MIS}	MISO setup to SCK	Master		10		
t_{MIH}	MISO hold after SCK	Master		10		
t_{MOS}	MOSI setup SCK	Master		$0.5 \cdot SCK$		
t_{MOH}	MOSI hold after SCK	Master		1		
t_{SSCK}	Slave SCK period	Slave	$4 \cdot t_{Clk_{PER}}$			
t_{SSCKW}	SCK high/low width	Slave	$2 \cdot t_{Clk_{PER}}$			
t_{SSCKR}	SCK rise time	Slave			1600	
t_{SSCKF}	SCK fall time	Slave			1600	
t_{SIS}	MOSI setup to SCK	Slave	3			
t_{SIH}	MOSI hold after SCK	Slave	$t_{Clk_{PER}}$			
t_{SSS}	$\overline{SS}$ setup to SCK	Slave	21			
t_{SSH}	$\overline{SS}$ hold after SCK	Slave	20			
t_{SOS}	MISO setup SCK	Slave		8.0		
t_{SOH}	MISO hold after SCK	Slave		13.0		
t_{SOSS}	MISO setup after $\overline{SS}$ low	Slave		11.0		
t_{SOSH}	MISO hold after $\overline{SS}$ high	Slave		8.0		

Figure 33-3. Active Mode Supply Current vs. V_{CC}

$f_{SYS} = 32.768\text{kHz}$ internal oscillator




Figure 33-4. Active Mode Supply Current vs. V_{CC}

$f_{SYS} = 1\text{MHz}$ external clock.




Figure 33-41. DNL Error vs. Input Code





Figure 33-42. Gain Error vs. V_{REF}



33.1.4 Analog Comparator Characteristics

Figure 33-47. Analog Comparator Hysteresis vs. V_{CC}

High speed, small hysteresis




Figure 33-48. Analog Comparator Hysteresis vs. V_{CC}

High speed, large hysteresis




Figure 33-82. Active Mode Supply Current vs. V_{CC}

$f_{SYS} = 32.768\text{kHz}$ internal oscillator




Figure 33-83. Active Mode Supply Current vs. V_{CC}

$f_{SYS} = 1\text{MHz}$ external clock




Figure 33-108. I/O Pin Output Voltage vs. Sink Current

$V_{CC} = 3.0V$




Figure 33-109. I/O Pin Output Voltage vs. Sink Current

$V_{CC} = 3.3V$




Figure 33-118. DNL Error vs. External V_{REF}
 $T = 25^{\circ}\text{C}$, $V_{CC} = 3.6\text{V}$, external reference





Figure 33-119. DNL Error vs. Sample Rate
 $T = 25^{\circ}\text{C}$, $V_{CC} = 3.6\text{V}$, $V_{REF} = 3.0\text{V}$ external



33.2.11 PDI Characteristics

Figure 33-158. Maximum PDI Frequency vs. V_{CC}




Figure 33-253. Idle Mode Supply Current vs. V_{CC}

$f_{SYS} = 1\text{MHz external clock}$




Figure 33-254. Idle Mode Supply Current vs. V_{CC}

$f_{SYS} = 2\text{MHz internal oscillator}$




Figure 33-271. I/O Pin Output Voltage vs. Sink Current

$V_{CC} = 3.0V$




Figure 33-272. I/O Pin Output Voltage vs. Sink Current

$V_{CC} = 3.3V$




Figure 33-281. DNL Error vs. External V_{REF}
 $T = 25^{\circ}\text{C}$, $V_{CC} = 3.6\text{V}$, external reference





Figure 33-282. DNL Error vs. Sample Rate
 $T = 25^{\circ}\text{C}$, $V_{CC} = 3.6\text{V}$, $V_{REF} = 3.0\text{V}$ external



34. Errata

34.1 ATxmega16D4 / ATxmega32D4

34.1.1 Rev. I

- Temperature sensor not calibrated

1. Temperature sensor not calibrated

Temperature sensor factory calibration not implemented.

Problem fix/Workaround

None.

34.1.2 Rev. F/G/H

Not sampled.

34.1.3 Rev. E

- ADC propagation delay is not correct when gain is used
- CRC fails for Range CRC when end address is the last word address of a flash section
- AWeX fault protection restore is not done correct in Pattern Generation Mode
- Erroneous interrupt when using Timer/Counter with QDEC
- AC system status flags are only valid if AC-system is enabled
- Temperature sensor not calibrated

1. ADC propagation delay is not correct when gain is used

The propagation delay will increase by only one ADC clock cycle for all gain setting.

Problem fix/Workaround

None.

2. CRC fails for Range CRC when end address is the last word address of a flash section

If boot read lock is enabled, the range CRC cannot end on the last address of the application section. If application table read lock is enabled, the range CRC cannot end on the last address before the application table.

Problem fix/Workaround

Ensure that the end address used in Range CRC does not end at the last address before a section with read lock enabled. Instead, use the dedicated CRC commands for complete applications sections.

3. AWeX fault protection restore is not done correct in Pattern Generation Mode

When a fault is detected the OUTOVEN register is cleared, and when fault condition is cleared, OUTOVEN is restored according to the corresponding enabled DTI channels. For Common Waveform Channel Mode (CWCM), this has no effect as the OUTOVEN is correct after restoring from fault. For Pattern Generation Mode (PGM), OUTOVEN should instead have been restored according to the DTILSBUF register.

1. Bandgap voltage input for the ACs can not be changed when used for both ACs simultaneously

If the Bandgap voltage is selected as input for one Analog Comparator (AC) and then selected/deselected as input for another AC, the first comparator will be affected for up to 1 μ s and could potentially give a wrong comparison result.


Problem fix/Workaround

If the Bandgap is required for both ACs simultaneously, configure the input selection for both ACs before enabling any of them.

2. VCC voltage scaler for AC is non-linear

The 6-bit VCC voltage scaler in the Analog Comparators is non-linear.

Figure 34-1. Analog Comparator Voltage Scaler vs. Scalefac



Problem fix/Workaround

Use external voltage input for the analog comparator if accurate voltage levels are needed.

3. ADC has increased INL error for some operating conditions

Some ADC configurations or operating condition will result in increased INL error.

In signed mode INL is increased to:

- 6LSB for sample rates above 130ksps, and up to 8LSB for 200ksps sample rate.
- 6LSB for reference voltage below 1.1V when VCC is above 3.0V.
- 20LSB for ambient temperature below 0 degree C and reference voltage below 1.3V.

In unsigned mode, the INL error cannot be guaranteed, and this mode should not be used.

Problem fix/Workaround

None. Avoid using the ADC in the above configurations in order to prevent increased INL error. Use the ADC in signed mode also for single ended measurements.

4. ADC gain stage output range is limited to 2.4V

The amplified output of the ADC gain stage will never go above 2.4V, hence the differential input will only give correct output when below 2.4V/gain. For the available gain settings, this gives a differential input range of:

Problem fix/Workaround

Table 34-1. Configure PWM and CWCM According to this Table

PGM	CWCM	Description
0	0	PGM and CWCM disabled
0	1	PGM enabled
1	0	PGM and CWCM enabled
1	1	PGM enabled

10. PWM is not restarted properly after a fault in cycle-by-cycle mode

When the AWeX fault restore mode is set to cycle-by-cycle, the waveform output will not return to normal operation at first update after fault condition is no longer present.

Problem fix/Workaround

Do a write to any AWeX I/O register to re-enable the output.

11. BOD will be enabled after any reset

If any reset source goes active, the BOD will be enabled and keep the device in reset if the VCC voltage is below the programmed BOD level. During Power-On Reset, reset will not be released until VCC is above the programmed BOD level even if the BOD is disabled.

Problem fix/Workaround

Do not set the BOD level higher than VCC even if the BOD is not used.

12. Sampled BOD in Active mode will cause noise when bandgap is used as reference

Using the BOD in sampled mode when the device is running in Active or Idle mode will add noise on the bandgap reference for ADC and Analog Comparator.

Problem fix/Workaround

If the bandgap is used as reference for either the ADC or the Analog Comparator, the BOD must not be set in sampled mode.

13. EEPROM page buffer always written when NVM DATA0 is written

If the EEPROM is memory mapped, writing to NVM DATA0 will corrupt data in the EEPROM page buffer.

Problem fix/Workaround

Before writing to NVM DATA0, for example when doing software CRC or flash page buffer write, check if EEPROM page buffer active loading flag (EELoad) is set. Do not write NVM DATA0 when EELoad is set.

14. Pending full asynchronous pin change interrupts will not wake the device

Any full asynchronous pin-change Interrupt from pin 2, on any port, that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again. This applies when entering all sleep modes where the System Clock is stopped.

Problem fix/Workaround

None.

15. Pin configuration does not affect Analog Comparator output

The Output/Pull and inverted pin configuration does not affect the Analog Comparator output.

17.2Overview	36
18 Hi-Res – High Resolution Extension	37
18.1Features	37
18.2Overview	37
19 RTC – 16-bit Real-Time Counter	38
19.1Features	38
19.2Overview	38
20 TWI – Two-Wire Interface	39
20.1Features	39
20.2Overview	39
21 SPI – Serial Peripheral Interface	40
21.1Features	40
21.2Overview	40
22 USART	41
22.1Features	41
22.2Overview	41
23 IRCOM – IR Communication Module	42
23.1Features	42
23.2Overview	42
24 CRC – Cyclic Redundancy Check Generator	43
24.1Features	43
24.2Overview	43
25 ADC – 12-bit Analog to Digital Converter	44
25.1Features	44
25.2Overview	44
26 AC – Analog Comparator	46
26.1Features	46
26.2Overview	46
27 Programming and Debugging	48
27.1Features	48
27.2Overview	48
28 Pinout and Pin Functions	49
28.1Alternate Pin Function Description	49