

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFQFN Exposed Pad
Supplier Device Package	44-VQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega16d4-mn

10. Power Management and Sleep Modes

10.1 Features

- Power management for adjusting power consumption and functions
- Five sleep modes
 - Idle
 - Power down
 - Power save
 - Standby
 - Extended standby
- Power reduction register to disable clock and turn off unused peripherals in active and idle modes

10.2 Overview

Various sleep modes and clock gating are provided in order to tailor power consumption to application requirements. This enables the Atmel AVR XMEGA microcontroller to stop unused modules to save power.

All sleep modes are available and can be entered from active mode. In active mode, the CPU is executing application code. When the device enters sleep mode, program execution is stopped and interrupts or a reset is used to wake the device again. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to active mode.

In addition, power reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen, and there is no power consumption from that peripheral. This reduces the power consumption in active mode and idle sleep modes and enables much more fine-tuned power management than sleep modes alone.

10.3 Sleep Modes

Sleep modes are used to shut down modules and clock domains in the microcontroller in order to save power. XMEGA microcontrollers have five different sleep modes tuned to match the typical functional stages during application execution. A dedicated sleep instruction (SLEEP) is available to enter sleep mode. Interrupts are used to wake the device from sleep, and the available interrupt wake-up sources are dependent on the configured sleep mode. When an enabled interrupt occurs, the device will wake up and execute the interrupt service routine before continuing normal program execution from the first instruction after the SLEEP instruction. If other, higher priority interrupts are pending when the wake-up occurs, their interrupt service routines will be executed according to their priority before the interrupt service routine for the wake-up interrupt is executed. After wake-up, the CPU is halted for four cycles before execution starts.

The content of the register file, SRAM and registers are kept during sleep. If a reset occurs during sleep, the device will reset, start up, and execute from the reset vector.

10.3.1 Idle Mode

In idle mode the CPU and nonvolatile memory are stopped (note that any ongoing programming will be completed), but all peripherals, including the interrupt controller, and event system are kept running. Any enabled interrupt will wake the device.

10.3.2 Power-down Mode

In power-down mode, all clocks, including the real-time counter clock source, are stopped. This allows operation only of asynchronous modules that do not require a running clock. The only interrupts that can wake up the MCU are the two-wire interface address match interrupt, and asynchronous port interrupts.

13. Interrupts and Programmable Multilevel Interrupt Controller

13.1 Features

- Short and predictable interrupt response time
- Separate interrupt configuration and vector address for each interrupt
- Programmable multilevel interrupt controller
 - Interrupt prioritizing according to level and vector address
 - Three selectable interrupt levels for all interrupts: low, medium and high
 - Selectable, round-robin priority scheme within low-level interrupts
 - Non-maskable interrupts for critical functions
- Interrupt vectors optionally placed in the application section or the boot loader section

13.2 Overview

Interrupts signal a change of state in peripherals, and this can be used to alter program execution. Peripherals can have one or more interrupts, and all are individually enabled and configured. When an interrupt is enabled and configured, it will generate an interrupt request when the interrupt condition is present. The programmable multilevel interrupt controller (PMIC) controls the handling and prioritizing of interrupt requests. When an interrupt request is acknowledged by the PMIC, the program counter is set to point to the interrupt vector, and the interrupt handler can be executed.

All peripherals can select between three different priority levels for their interrupts: low, medium, and high. Interrupts are prioritized according to their level and their interrupt vector address. Medium-level interrupts will interrupt low-level interrupt handlers. High-level interrupts will interrupt both medium- and low-level interrupt handlers. Within each level, the interrupt priority is decided from the interrupt vector address, where the lowest interrupt vector address has the highest interrupt priority. Low-level interrupts have an optional round-robin scheduling scheme to ensure that all interrupts are serviced within a certain amount of time.


Non-maskable interrupts (NMI) are also supported, and can be used for system critical functions.

13.3 Interrupt Vectors

The interrupt vector is the sum of the peripheral's base interrupt address and the offset address for specific interrupts in each peripheral. The base addresses for the Atmel AVR XMEGA D4 devices are shown in [Table 13-1 on page 28](#). Offset addresses for each interrupt available in the peripheral are described for each peripheral in the XMEGA D manual. For peripherals or modules that have only one interrupt, the interrupt vector is shown in [Table 13-1 on page 28](#). The program address is the word address.

Mnemonics	Operands	Description	Operation	Flags	#Clocks
LDS	Rd, k	Load Direct from data space	Rd \leftarrow (k)	None	2 ⁽¹⁾⁽²⁾
LD	Rd, X	Load Indirect	Rd \leftarrow (X)	None	1 ⁽¹⁾⁽²⁾
LD	Rd, X+	Load Indirect and Post-Increment	Rd \leftarrow (X) X \leftarrow X + 1	None	1 ⁽¹⁾⁽²⁾
LD	Rd, -X	Load Indirect and Pre-Decrement	X \leftarrow X - 1, Rd \leftarrow (X) \leftarrow (X)	None	2 ⁽¹⁾⁽²⁾
LD	Rd, Y	Load Indirect	Rd \leftarrow (Y) \leftarrow (Y)	None	1 ⁽¹⁾⁽²⁾
LD	Rd, Y+	Load Indirect and Post-Increment	Rd \leftarrow (Y) Y \leftarrow Y + 1	None	1 ⁽¹⁾⁽²⁾
LD	Rd, -Y	Load Indirect and Pre-Decrement	Y \leftarrow Y - 1 Rd \leftarrow (Y)	None	2 ⁽¹⁾⁽²⁾
LDD	Rd, Y+q	Load Indirect with Displacement	Rd \leftarrow (Y + q)	None	2 ⁽¹⁾⁽²⁾
LD	Rd, Z	Load Indirect	Rd \leftarrow (Z)	None	1 ⁽¹⁾⁽²⁾
LD	Rd, Z+	Load Indirect and Post-Increment	Rd \leftarrow (Z), Z \leftarrow Z + 1	None	1 ⁽¹⁾⁽²⁾
LD	Rd, -Z	Load Indirect and Pre-Decrement	Z \leftarrow Z - 1, Rd \leftarrow (Z)	None	2 ⁽¹⁾⁽²⁾
LDD	Rd, Z+q	Load Indirect with Displacement	Rd \leftarrow (Z + q)	None	2 ⁽¹⁾⁽²⁾
STS	k, Rr	Store Direct to Data Space	(k) \leftarrow Rd	None	2 ⁽¹⁾
ST	X, Rr	Store Indirect	(X) \leftarrow Rr	None	1 ⁽¹⁾
ST	X+, Rr	Store Indirect and Post-Increment	(X) \leftarrow Rr, X \leftarrow X + 1	None	1 ⁽¹⁾
ST	-X, Rr	Store Indirect and Pre-Decrement	X \leftarrow X - 1, (X) \leftarrow Rr	None	2 ⁽¹⁾
ST	Y, Rr	Store Indirect	(Y) \leftarrow Rr	None	1 ⁽¹⁾
ST	Y+, Rr	Store Indirect and Post-Increment	(Y) \leftarrow Rr, Y \leftarrow Y + 1	None	1 ⁽¹⁾
ST	-Y, Rr	Store Indirect and Pre-Decrement	Y \leftarrow Y - 1, (Y) \leftarrow Rr	None	2 ⁽¹⁾
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q) \leftarrow Rr	None	2 ⁽¹⁾
ST	Z, Rr	Store Indirect	(Z) \leftarrow Rr	None	1 ⁽¹⁾
ST	Z+, Rr	Store Indirect and Post-Increment	(Z) \leftarrow Rr Z \leftarrow Z + 1	None	1 ⁽¹⁾
ST	-Z, Rr	Store Indirect and Pre-Decrement	Z \leftarrow Z - 1	None	2 ⁽¹⁾
STD	Z+q, Rr	Store Indirect with Displacement	(Z + q) \leftarrow Rr	None	2 ⁽¹⁾
LPM		Load Program Memory	R0 \leftarrow (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd \leftarrow (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Increment	Rd \leftarrow (Z), Z \leftarrow Z + 1	None	3
ELPM		Extended Load Program Memory	R0 \leftarrow (RAMPZ:Z)	None	3
ELPM	Rd, Z	Extended Load Program Memory	Rd \leftarrow (RAMPZ:Z)	None	3
ELPM	Rd, Z+	Extended Load Program Memory and Post-Increment	Rd \leftarrow (RAMPZ:Z), Z \leftarrow Z + 1	None	3
SPM		Store Program Memory	(RAMPZ:Z) \leftarrow R1:R0	None	-

31.3 49C2



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	-	-	1.00	
A1	0.20	-	-	
A2	0.65	-	-	
D	4.90	5.00	5.10	
D1	3.90 BSC			
E4.90	5.00	5.10		
E1	3.90 BSC			
b	0.30	0.35	0.40	
e	0.65 BSC			

3/14/08

Atmel	Package Drawing Contact: packagedrawings@atmel.com	TITLE 49C2, 49-ball (7 x 7 array), 0.65mm pitch, 5.0 x 5.0 x 1.0mm, very thin, fine-pitch ball grid array package (VFBGA)	GPC CBD	DRAWING NO. 49C2	REV. A
--------------	---	--	------------	---------------------	-----------

32.2.3 Current Consumption

Table 32-32. Current Consumption for Active Mode and Sleep Modes

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
I_{CC}	Active power consumption ⁽¹⁾	32kHz, Ext. Clk	$V_{CC} = 1.8V$		40		μA
			$V_{CC} = 3.0V$		80		
		1MHz, Ext. Clk	$V_{CC} = 1.8V$		200		μA
			$V_{CC} = 3.0V$		410		
		2MHz, Ext. Clk	$V_{CC} = 1.8V$		350	600	mA
			$V_{CC} = 3.0V$		0.75	1.4	
		32MHz, Ext. Clk			7.5	12	mA
	Idle power consumption ⁽¹⁾	32kHz, Ext. Clk	$V_{CC} = 1.8V$		2.0		μA
			$V_{CC} = 3.0V$		2.8		
		1MHz, Ext. Clk	$V_{CC} = 1.8V$		42		μA
			$V_{CC} = 3.0V$		85		
		2MHz, Ext. Clk	$V_{CC} = 1.8V$		85	225	mA
			$V_{CC} = 3.0V$		170	350	
		32MHz, Ext. Clk			2.7	5.5	mA
	Power-down power consumption	$T = 25^\circ C$	$V_{CC} = 3.0V$		0.1	1.0	μA
		$T = 85^\circ C$			2.0	4.5	
		$T = 105^\circ C$			0.1	7.0	
		WDT and sampled BOD enabled, $T = 25^\circ C$	$V_{CC} = 3.0V$		1.4	3.0	
		WDT and sampled BOD enabled, $T = 85^\circ C$			3.0	6.0	
		WDT and sampled BOD enabled, $T = 105^\circ C$			1.4	10	
	Power-save power consumption ⁽²⁾	RTC from ULP clock, WDT and sampled BOD enabled, $T = 25^\circ C$	$V_{CC} = 1.8V$		1.5		μA
			$V_{CC} = 3.0V$		1.5		
		RTC from 1.024kHz low power 32.768kHz TOSC, $T = 25^\circ C$	$V_{CC} = 1.8V$		0.6	2.0	
			$V_{CC} = 3.0V$		0.7	2.0	
	Reset power consumption	RTC from low power 32.768kHz TOSC, $T = 25^\circ C$	$V_{CC} = 1.8V$		0.8	3.0	
			$V_{CC} = 3.0V$		1.0	3.0	
	Reset power consumption	Current through \overline{RESET} pin subtracted	$V_{CC} = 3.0V$		300		

- Notes:
- All Power Reduction Registers set.
 - Maximum limits are based on characterization, and not tested in production.

32.3 ATxmega64D4

32.3.1 Absolute Maximum Ratings

Stresses beyond those listed in [Table 32-57](#) under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 32-57. Absolute Maximum Ratings

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{CC}	Power supply voltage		-0.3		4	V
I_{VCC}	Current into a V_{CC} pin				200	mA
I_{GND}	Current out of a Gnd pin				200	
V_{PIN}	Pin voltage with respect to Gnd and V_{CC}		-0.5		$V_{CC}+0.5$	V
I_{PIN}	I/O pin sink/source current		-25		25	mA
T_A	Storage temperature		-65		150	°C
T_j	Junction temperature				150	

32.3.2 General Operating Ratings

The device must operate within the ratings listed in [Table 32-58](#) in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 32-58. General Operating Conditions

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{CC}	Power supply voltage		1.60		3.6	V
$A V_{CC}$	Analog supply voltage		1.60		3.6	
T_A	Temperature range		-40		85	°C
T_j	Junction temperature		-40		105	

Table 32-59. Operating Voltage and Frequency

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Clk_{CPU}	CPU clock frequency	$V_{CC} = 1.6V$	0		12	MHz
		$V_{CC} = 1.8V$	0		12	
		$V_{CC} = 2.7V$	0		32	
		$V_{CC} = 3.6V$	0		32	

Table 32-81. External Clock with Prescaler⁽¹⁾ for System Clock

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
1/t _{CK}	Clock frequency ⁽²⁾	V _{CC} = 1.6 - 1.8V	0		90	MHz
		V _{CC} = 2.7 - 3.6V	0		142	
t _{CK}	Clock period	V _{CC} = 1.6 - 1.8V	11			
		V _{CC} = 2.7 - 3.6V	7			
t _{CH}	Clock high time	V _{CC} = 1.6 - 1.8V	4.5			ns
		V _{CC} = 2.7 - 3.6V	2.4			
t _{CL}	Clock low time	V _{CC} = 1.6 - 1.8V	4.5			
		V _{CC} = 2.7 - 3.6V	2.4			
t _{CR}	Rise time (for maximum frequency)				1.5	
t _{CF}	Fall time (for maximum frequency)				1.5	
Δt _{CK}	Change in period from one clock cycle to the next				10	%

Notes:

1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

32.3.13.7 External 16MHz Crystal Oscillator and XOSC Characteristics

Table 32-82. External 16MHz Crystal Oscillator and XOSC Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Cycle to cycle jitter	XOSCPWR=0	FRQRANGE=0		<10	ns
			FRQRANGE=1, 2, or 3		<1	
		XOSCPWR=1			<1	
	Long term jitter	XOSCPWR=0	FRQRANGE=0		<6	
			FRQRANGE=1, 2, or 3		<0.5	
		XOSCPWR=1			<0.5	
	Frequency error	XOSCPWR=0	FRQRANGE=0		<0.1	%
			FRQRANGE=1		<0.05	
			FRQRANGE=2 or 3		<0.005	
		XOSCPWR=1			<0.005	
	Duty cycle	XOSCPWR=0	FRQRANGE=0		40	
			FRQRANGE=1		42	
			FRQRANGE=2 or 3		45	
		XOSCPWR=1			48	

32.3.15 Two-Wire Interface Characteristics

Table 32-85 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 32-21.

Figure 32-21.Two-wire Interface Bus Timing




Table 32-85. Two-wire Interface Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{IH}	Input high voltage		$0.7*V_{CC}$		$V_{CC}+0.5$	V
V_{IL}	Input low voltage		-0.5		$0.3*V_{CC}$	
V_{hys}	Hysteresis of Schmitt Trigger Inputs		$0.05*V_{CC}$ ⁽¹⁾			
V_{OL}	Output low voltage	3mA, sink current	0		0.4	
t_r	Rise time for both SDA and SCL	$10pF < C_b < 400pF$ ⁽²⁾	$20+0.1C_b$ ⁽¹⁾⁽²⁾		300	ns
t_{of}	Output fall time from $V_{IH\min}$ to $V_{IL\max}$		$20+0.1C_b$ ⁽¹⁾⁽²⁾		250	
t_{SP}	Spikes suppressed by input filter	$0.1V_{CC} < V_I < 0.9V_{CC}$	0		50	
I_I	Input current for each I/O pin		-10		10	
C_I	Capacitance for each I/O pin	$f_{SCL} > \max(10f_{SCL}, 250kHz)$			10	pF
f_{SCL}	SCL clock frequency		0		400	
R_P	Value of pull-up resistor	$f_{SCL} \leq 100kHz$	$\frac{V_{CC}-0.4V}{3mA}$		$\frac{100ns}{C_b}$	Ω
		$f_{SCL} > 100kHz$			$\frac{300ns}{C_b}$	

32.4.13.6 External Clock Characteristics

Figure 32-24. External Clock Drive Waveform





Table 32-109. External Clock Used as System Clock without Prescaling

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
1/t _{CK}	Clock frequency ⁽¹⁾	V _{CC} = 1.6 - 1.8V	0		12	MHz
		V _{CC} = 2.7 - 3.6V	0		32	
t _{CK}	Clock period	V _{CC} = 1.6 - 1.8V	83.3			
		V _{CC} = 2.7 - 3.6V	31.5			
t _{CH}	Clock high time	V _{CC} = 1.6 - 1.8V	30.0			
		V _{CC} = 2.7 - 3.6V	12.5			
t _{CL}	Clock low time	V _{CC} = 1.6 - 1.8V	30.0			ns
		V _{CC} = 2.7 - 3.6V	12.5			
t _{CR}	Rise time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			10	
		V _{CC} = 2.7 - 3.6V			3	
t _{CF}	Fall time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			10	
		V _{CC} = 2.7 - 3.6V			3	
Δt _{CK}	Change in period from one clock cycle to the next				10	%


Note: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.

Figure 33-17. Power-down Mode Supply Current vs. Temperature
Watchdog and sampled BOD enabled and running from internal ULP oscillator



33.1.1.4 Power-save Mode Supply Current

Figure 33-18. Power-save Mode Supply Current vs. V_{CC}
Real Time Counter enabled and running from 1.024kHz output of 32.768kHz TOSC



33.1.2 I/O Pin Characteristics

33.1.2.1 Pull-up

Figure 33-21. I/O Pin Pull-up Resistor Current vs. Input Voltage

$V_{CC} = 1.8V$




Figure 33-22. I/O Pin Pull-up Resistor Current vs. Input Voltage

$V_{CC} = 3.0V$




Figure 33-37. INL Error vs. Sample Rate

$T = 25^\circ\text{C}$, $V_{CC} = 3.6\text{V}$, $V_{REF} = 3.0\text{V}$ external




Figure 33-38. INL Error vs. Input Code




Figure 33-61. Reset Pin Input Threshold Voltage vs. V_{CC}

V_{IH} - Reset pin read as "1"




Figure 33-62. Reset Pin Input Threshold Voltage vs. V_{CC}

V_{IL} - Reset pin read as "0"




Figure 33-140. Reset Pin Input Threshold Voltage vs. V_{CC}

V_{IH} - Reset pin read as "1"




Figure 33-141. Reset Pin Input Threshold Voltage vs. V_{CC}

V_{IL} - Reset pin read as "0"





Figure 33-152. 32MHz Internal Oscillator CALA Calibration Step Size


$V_{CC} = 3.0V$



33.2.9.5 32MHz Internal Oscillator Calibrated to 48MHz

Figure 33-153. 48MHz Internal Oscillator Frequency vs. Temperature

DFLL disabled



33.4.2 I/O Pin Characteristics

33.4.2.1 Pull-up

Figure 33-263. I/O Pin Pull-up Resistor Current vs. Input Voltage

$V_{CC} = 1.8V$




Figure 33-264. I/O Pin Pull-up Resistor Current vs. Input Voltage

$V_{CC} = 3.0V$





Figure 33-309. Reset Pin Input Threshold Voltage vs. V_{CC}


V_{IL} - Reset pin read as “0”



33.4.9 Power-on Reset Characteristics

Figure 33-310. Power-on Reset Current Consumption vs. V_{CC}

BOD level = 3.0V, enabled in continuous mode



Problem fix/Workaround

Configure the analog comparator setup to give an inverted result, or use an external inverter to change polarity of Analog Comparator Output.

27. Non available functions and options

The below function and options are not available. Writing to any registers or fuse to try and enable or configure these functions or options will have no effect, and will be as writing to a reserved address location.

- TWIE, the TWI module on PORTE.
- TWI SDAHOLD option in the TWI CTRL register is one bit.
- CRC generator module.
- ADC 1/2x gain option, and this configuration option in the GAIN bits in the ADC Channel CTRL register.
- ADC V_{CC}/2 reference option and this configuration option in the REFSEL bits on the ADC REFCTRL register.
- ADC option to use internal Gnd as negative input in differential measurements and this configuration option in the MUXNEG bits in the ADC Channel MUXCTRL register.
- ADC channel scan and the ADC SCAN register
- ADC current limitation option, and the CURRLIMIT bits in the ADC CTRLB register
- ADC impedance mode selection for the gain stage, and the IMPMODE bit in the ADC CTRLB register.
- Timer/Counter 2 and the SPLITMODE configuration option in the BYTEM bits in the Timer/Counter 0 CTRLE register.
- Analog Comparator (AC) current output option, and the AC CURRCTRL and CURRCALIB registers.
- PORT remap functions with alternate pin locations for Timer/Counter output compare channels, USART0 and SPI, and the PORT REMAP register.
- PORT RTC clock output option and the RTCOUT bit in the PORT CLKEVOUT register.
- PORT remap functions with alternate pin locations for the clock and event output, and the CLKEVPIN bit in the PORT CLKEVOUT register.
- TOSC alternate pin locations, and TOSCSEL bit in FUSEBYTE2
- Real Time Counter clock source options of external clock from TOSC1, and 32.768kHz from TOSC, and 32.768kHz from the 32.768kHz internal oscillator, and these configuration options in the RTCSR bits in the Clock RTCTRL register.
- PLL divide by two option, and the PLLDIV bit in the Clock PLLCTRL register.
- PLL lock detection failure function and the PLLDIF and PLLFDEN bits in the Clock XOSCFAIL register.
- The high drive option for external crystal and the XOSCPWR bit on the Oscillator XOSCCTRL register.
- The option to enable sequential startup of the analog modules and the ANAINIT register in MCU Control memory.

Problem fix/Workaround

None.

28. Temperature sensor not calibrated

Temperature sensor factory calibration not implemented.

Problem fix/Workaround

None.

29. Disabling of USART transmitter does not automatically set the TxD pin direction to input

If the USART transmitter is idle with no frames to transmit, setting TXEN to zero will not automatically set the TxD pin direction to input.

Problem fix/Workaround

The TxD pin direction can be set to input using the Port DIR register. Be advised that setting the Port DIR register to input will be immediate. Ongoing transmissions will be truncated.

35.19 8135A – 03/09

1. Initial revision.

9	System Clock and Clock Options	19
9.1	Features	19
9.2	Overview.....	19
9.3	Clock Sources	20
10	Power Management and Sleep Modes	22
10.1	Features	22
10.2	Overview.....	22
10.3	Sleep Modes.....	22
11	System Control and Reset	24
11.1	Features	24
11.2	Overview.....	24
11.3	Reset Sequence	24
11.4	Reset Sources	25
12	WDT – Watchdog Timer	26
12.1	Features	26
12.2	Overview.....	26
13	Interrupts and Programmable Multilevel Interrupt Controller	27
13.1	Features	27
13.2	Overview.....	27
13.3	Interrupt Vectors	27
14	I/O Ports	29
14.1	Features	29
14.2	Overview.....	29
14.3	Output Driver	30
14.4	Input Sensing.....	31
14.5	Alternate Port Functions	32
15	TC0/1 – 16-bit Timer/Counter Type 0 and 1	33
15.1	Features	33
15.2	Overview.....	33
16	TC2 Timer/Counter Type 2	35
16.1	Features	35
16.2	Overview.....	35
17	AWeX – Advanced Waveform Extension	36
17.1	Features	36