

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/atxmega32d4-aur">https://www.e-xfl.com/product-detail/microchip-technology/atxmega32d4-aur</a>

## 7.8 Data Memory and Bus Arbitration

Since the data memory is organized as four separate sets of memories, the bus masters (CPU, etc.) can access different memory sections at the same time.

## 7.9 Memory Timing

Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read from SRAM takes two cycles. EEPROM page load (write) takes one cycle, and three cycles are required for read. For burst read, new data are available every second cycle. Refer to the instruction summary for more details on instructions and instruction timing.

## 7.10 Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A separate register contains the revision number of the device.

## 7.11 I/O Memory Protection

Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock the I/O register related to the clock system, the event system, and the advanced waveform extensions. As long as the lock is enabled, all related I/O registers are locked and they can not be written from the application software. The lock registers themselves are protected by the configuration change protection mechanism.

## 7.12 Flash and EEPROM Page Size

The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for the flash and byte accessible for the EEPROM.

[Table 7-2 on page 16](#) shows the Flash Program Memory organization and Program Counter (PC) size. Flash write and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash access the Z-pointer ( $Z[m:n]$ ) is used for addressing. The most significant bits in the address (FPAGE) give the page number and the least significant address bits (FWORD) give the word in the page.

**Table 7-2. Number of Words and Pages in the Flash**

Devices	PC size	Flash size	Page Size	FWORD	FPAGE	Application		Boot		
						bits	bytes	words	Size	No of pages
ATxmega16D4	14	16K + 4K	128	$Z[7:1]$	$Z[13:8]$	16K		64	4K	16
ATxmega32D4	15	32K + 4K	128	$Z[7:1]$	$Z[14:8]$	32K		128	4K	16
ATxmega64D4	16	64K + 4K	128	$Z[7:1]$	$Z[15:8]$	64K		256	4K	16
ATxmega128D4	17	128K + 8K	128	$Z[9:1]$	$Z[16:8]$	128K		512	8K	32

[Table 7-3 on page 17](#) shows EEPROM memory organization for the Atmel AVR XMEGA D4 devices. EEPROM write and erase operations can be performed one page or one byte at a time, while reading the EEPROM is done one byte at a time. For EEPROM access the NVM address register (ADDR[m:n]) is used for addressing. The most significant bits in the address (E2PAGE) give the page number and the least significant address bits (E2BYTE) give the byte in the page.

# 19. RTC – 16-bit Real-Time Counter

## 19.1 Features

- 16-bit resolution
- Selectable clock source
  - 32.768kHz external crystal
  - External clock
  - 32.768kHz internal oscillator
  - 32kHz internal ULP oscillator
- Programmable 10-bit clock prescaling
- One compare register
- One period register
- Clear counter on period overflow
- Optional interrupt/event on overflow and compare match


## 19.2 Overview

The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low-power sleep modes, to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.


The reference clock is typically the 1.024kHz output from a high-accuracy crystal of 32.768kHz, and this is the configuration most optimized for low power consumption. The faster 32.768kHz output can be selected if the RTC needs a resolution higher than 1ms. The RTC can also be clocked from an external clock signal, the 32.768kHz internal oscillator or the 32kHz internal ULP oscillator.

The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter. A wide range of resolutions and time-out periods can be configured. With a 32.768kHz clock source, the maximum resolution is 30.5 $\mu$ s, and time-out periods can range up to 2000 seconds. With a resolution of 1s, the maximum timeout period is more than 18 hours (65536 seconds). The RTC can give a compare interrupt and/or event when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period register value.

Figure 19-1. Real-time Counter Overview



## 31.2 44M1



COMMON DIMENSIONS  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	0.80	0.90	1.00	
A1	—	0.02	0.05	
A3		0.20 REF		
b	0.18	0.23	0.30	
D	6.90	7.00	7.10	
D2	5.00	5.20	5.40	
E	6.90	7.00	7.10	
E2	5.00	5.20	5.40	
e		0.50 BSC		
L	0.59	0.64	0.69	
K	0.20	0.26	0.41	

02/13/2014

Package Drawing Contact: packagedrawings@atmel.com	TITLE 44M1, 44-pad, 7 x 7 x 1.0mm body, lead pitch 0.50mm, 5.20mm exposed pad, thermally enhanced plastic very thin quad flat no lead package (VQFN)	GPC  ZWS	DRAWING NO.  44M1	REV.  H
---	---	----------------	-------------------------	---------------

## 32.3 ATxmega64D4

### 32.3.1 Absolute Maximum Ratings

Stresses beyond those listed in [Table 32-57](#) under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 32-57. Absolute Maximum Ratings**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Power supply voltage		-0.3		4	V
$I_{VCC}$	Current into a $V_{CC}$ pin				200	mA
$I_{GND}$	Current out of a Gnd pin				200	
$V_{PIN}$	Pin voltage with respect to Gnd and $V_{CC}$		-0.5		$V_{CC}+0.5$	V
$I_{PIN}$	I/O pin sink/source current		-25		25	mA
$T_A$	Storage temperature		-65		150	°C
$T_j$	Junction temperature				150	

### 32.3.2 General Operating Ratings

The device must operate within the ratings listed in [Table 32-58](#) in order for all other electrical characteristics and typical characteristics of the device to be valid.

**Table 32-58. General Operating Conditions**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Power supply voltage		1.60		3.6	V
$A V_{CC}$	Analog supply voltage		1.60		3.6	
$T_A$	Temperature range		-40		85	°C
$T_j$	Junction temperature		-40		105	

**Table 32-59. Operating Voltage and Frequency**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$Clk_{CPU}$	CPU clock frequency	$V_{CC} = 1.6V$	0		12	MHz
		$V_{CC} = 1.8V$	0		12	
		$V_{CC} = 2.7V$	0		32	
		$V_{CC} = 3.6V$	0		32	

### 32.4.3 Current Consumption


Table 32-89. Current Consumption for Active Mode and Sleep Modes

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$I_{CC}$	Active power consumption <sup>(1)</sup>	32kHz, Ext. Clk	$V_{CC} = 1.8V$		55		$\mu A$
			$V_{CC} = 3.0V$		135		
		1MHz, Ext. Clk	$V_{CC} = 1.8V$		255		$\mu A$
			$V_{CC} = 3.0V$		535		
		2MHz, Ext. Clk	$V_{CC} = 1.8V$		460	600	$mA$
			$V_{CC} = 3.0V$		1.0	1.4	
		32MHz, Ext. Clk			9.5	12	$mA$
	Idle power consumption <sup>(1)</sup>	32kHz, Ext. Clk	$V_{CC} = 1.8V$		2.9		$\mu A$
			$V_{CC} = 3.0V$		3.9		
		1MHz, Ext. Clk	$V_{CC} = 1.8V$		62		$\mu A$
			$V_{CC} = 3.0V$		118		
		2MHz, Ext. Clk	$V_{CC} = 1.8V$		125	225	$mA$
			$V_{CC} = 3.0V$		240	350	
		32MHz, Ext. Clk			3.8	5.5	$mA$
	Power-down power consumption	$T = 25^\circ C$	$V_{CC} = 3.0V$		0.1	1.0	$\mu A$
		$T = 85^\circ C$			1.5	4.5	
		$T = 105^\circ C$			0.1	8.6	
		WDT and sampled BOD enabled, $T = 25^\circ C$	$V_{CC} = 3.0V$		1.4	3.0	
		WDT and sampled BOD enabled, $T = 85^\circ C$			2.8	6.0	
		WDT and sampled BOD enabled, $T = 105^\circ C$			1.4	8.8	
	Power-save power consumption <sup>(2)</sup>	RTC from ULP clock, WDT and sampled BOD enabled, $T = 25^\circ C$	$V_{CC} = 1.8V$		1.2		$\mu A$
			$V_{CC} = 3.0V$		1.5		
		RTC from 1.024kHz low power 32.768kHz TOSC, $T = 25^\circ C$	$V_{CC} = 1.8V$		0.6	2.0	
			$V_{CC} = 3.0V$		0.7	2.0	
	Reset power consumption	RTC from low power 32.768kHz TOSC, $T = 25^\circ C$	$V_{CC} = 1.8V$		0.8	3.0	
			$V_{CC} = 3.0V$		1.0	3.0	
	Reset power consumption	Current through $\overline{RESET}$ pin subtracted	$V_{CC} = 3.0V$		300		

- Notes:
- All Power Reduction Registers set.
  - Maximum limits are based on characterization, and not tested in production.


**Figure 33-43. Gain Error vs.  $V_{CC}$**

$T = 25^\circ\text{C}$ ,  $V_{REF} = \text{external } 1.0\text{V}$ , ADC sample rate = 200ksps



**Figure 33-44. Offset Error vs.  $V_{REF}$**

$T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sample rate = 200ksps



### 33.1.9.4 32MHz Internal Oscillator

Figure 33-71. 32MHz Internal Oscillator Frequency vs. Temperature

*DFLL disabled*






Figure 33-72. 32MHz Internal Oscillator Frequency vs. Temperature

*DFLL enabled, from the 32.768kHz internal oscillator*



**Figure 33-73. 32MHz Internal Oscillator CALA Calibration Step Size**


$V_{CC} = 3.0V$



### 33.1.9.5 32MHz Internal Oscillator Calibrated to 48MHz

**Figure 33-74. 48MHz Internal Oscillator Frequency vs. Temperature**

*DFLL disabled*




## 33.2 ATxmega32D4

### 33.2.1 Current Consumption

#### 33.2.1.1 Active Mode Supply Current


**Figure 33-80. Active Supply Current vs. Frequency**

$f_{SYS} = 0 - 1\text{MHz}$  external clock,  $T = 25^\circ\text{C}$




**Figure 33-81. Active Supply Current vs. Frequency**

$f_{SYS} = 1 - 32\text{MHz}$  external clock,  $T = 25^\circ\text{C}$




**Figure 33-124. Offset Error vs.  $V_{REF}$**

$T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sample rate = 200ksps




**Figure 33-125. Offset Error vs.  $V_{CC}$**

$T = 25^\circ\text{C}$ ,  $V_{REF}$  = external 1.0V, ADC sample rate = 200ksps




### 33.2.8 Power-on Reset Characteristics

**Figure 33-142. Power-on Reset Current Consumption vs.  $V_{CC}$**   
*BOD level = 3.0V, enabled in continuous mode*




**Figure 33-143. Power-on Reset Current Consumption vs.  $V_{CC}$**   
*BOD level = 3.0V, enabled in sampled mode*



**Figure 33-146. 32.768kHz Internal Oscillator Frequency vs. Calibration Value**


$V_{CC} = 3.0V$ ,  $T = 25^{\circ}\text{C}$



### 33.2.9.3 2MHz Internal Oscillator

**Figure 33-147. 2MHz Internal Oscillator Frequency vs. Temperature**

*DFLL disabled*




### 33.3 ATxmega64D4

#### 33.3.1 Current Consumption

##### 33.3.1.1 Active Mode Supply Current


**Figure 33-159. Active Supply Current vs. Frequency**

$f_{SYS} = 0 - 1\text{MHz}$  external clock,  $T = 25^\circ\text{C}$




**Figure 33-160. Active Supply Current vs. Frequency**


$f_{SYS} = 1 - 32\text{MHz}$  external clock,  $T = 25^\circ\text{C}$



**Figure 33-167. Idle Mode Supply Current vs. Frequency**




**Figure 33-168. Idle Mode Supply Current vs.  $V_{CC}$**



**Figure 33-209. DAC Noise vs. Temperature**


$V_{CC} = 2.7V$ ,  $V_{REF} = 1.0V$



### 33.3.5 Analog Comparator Characteristics


**Figure 33-210. Analog Comparator Hysteresis vs.  $V_{CC}$**

*High-speed, small hysteresis*




**Figure 33-211. Analog Comparator Hysteresis vs.  $V_{CC}$**

*Low power, small hysteresis*




**Figure 33-212. Analog Comparator Hysteresis vs.  $V_{CC}$**

*High-speed mode, large hysteresis*




**Figure 33-235. 32MHz Internal Oscillator Frequency vs. Temperature**

*DFLL enabled, from the 32.768kHz internal oscillator*




**Figure 33-236. 32MHz Internal Oscillator CALA Calibration Step Size**

$V_{CC} = 3.0V$




**Figure 33-287. Gain Error vs. Temperature**

$V_{CC} = 3.0V$ ,  $V_{REF} = \text{external } 2.0V$



**Figure 33-288. Offset Error vs.  $V_{CC}$**

$T = 25^\circ\text{C}$ ,  $V_{REF} = \text{external } 1.0V$ , ADC sampling speed = 500ksps



17.2	Overview .....	36
<b>18</b>	<b>Hi-Res – High Resolution Extension .....</b>	<b>37</b>
18.1	Features .....	37
18.2	Overview .....	37
<b>19</b>	<b>RTC – 16-bit Real-Time Counter .....</b>	<b>38</b>
19.1	Features .....	38
19.2	Overview .....	38
<b>20</b>	<b>TWI – Two-Wire Interface .....</b>	<b>39</b>
20.1	Features .....	39
20.2	Overview .....	39
<b>21</b>	<b>SPI – Serial Peripheral Interface .....</b>	<b>40</b>
21.1	Features .....	40
21.2	Overview .....	40
<b>22</b>	<b>USART .....</b>	<b>41</b>
22.1	Features .....	41
22.2	Overview .....	41
<b>23</b>	<b>IRCOM – IR Communication Module .....</b>	<b>42</b>
23.1	Features .....	42
23.2	Overview .....	42
<b>24</b>	<b>CRC – Cyclic Redundancy Check Generator .....</b>	<b>43</b>
24.1	Features .....	43
24.2	Overview .....	43
<b>25</b>	<b>ADC – 12-bit Analog to Digital Converter .....</b>	<b>44</b>
25.1	Features .....	44
25.2	Overview .....	44
<b>26</b>	<b>AC – Analog Comparator .....</b>	<b>46</b>
26.1	Features .....	46
26.2	Overview .....	46
<b>27</b>	<b>Programming and Debugging .....</b>	<b>48</b>
27.1	Features .....	48
27.2	Overview .....	48
<b>28</b>	<b>Pinout and Pin Functions .....</b>	<b>49</b>
28.1	Alternate Pin Function Description .....	49

28.2Alternate Pin Functions .....	51
<b>29 Peripheral Module Address Map .....</b>	<b>54</b>
<b>30 Instruction Set Summary .....</b>	<b>56</b>
<b>31 Packaging information .....</b>	<b>61</b>
31.144A .....	61
31.244M1.....	62
31.349C2 .....	63
<b>32 Electrical Characteristics .....</b>	<b>64</b>
32.1ATxmega16D4.....	64
32.2ATxmega32D4.....	83
32.3ATxmega64D4.....	102
32.4ATxmega128D4.....	123
<b>33 Typical Characteristics .....</b>	<b>144</b>
33.1ATxmega16D4.....	144
33.2ATxmega32D4.....	184
33.3ATxmega64D4.....	224
33.4ATxmega128D4.....	266
<b>34 Errata .....</b>	<b>308</b>
34.1ATxmega16D4 / ATxmega32D4.....	308
34.2ATxmega64D4.....	317
34.3ATxmega128D4.....	317
<b>35 Datasheet Revision History .....</b>	<b>318</b>
35.18135S – 09/2016 .....	318
35.28135R – 02/2015 .....	318
35.38135Q – 09/2014 .....	318
35.48135P – 01/2014 .....	318
35.58135O – 08/2013 .....	319
35.68135N – 04/2013 .....	319
35.78135M – 02/2013.....	319
35.88135L – 08/2012.....	319
35.98135K – 06/2012 .....	320
35.108135J – 12/10.....	320
35.118135I – 10/10.....	320
35.128135H – 09/10 .....	320