




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                          |
| Core Processor             | AVR                                                                                                                                                             |
| Core Size                  | 8/16-Bit                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART                                                                                                                         |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                           |
| Number of I/O              | 34                                                                                                                                                              |
| Program Memory Size        | 32KB (16K x 16)                                                                                                                                                 |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | 1K x 8                                                                                                                                                          |
| RAM Size                   | 4K x 8                                                                                                                                                          |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 3.6V                                                                                                                                                     |
| Data Converters            | A/D 12x12b                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 44-VFQFN Exposed Pad                                                                                                                                            |
| Supplier Device Package    | 44-VQFN (7x7)                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/atxmega32d4-mn">https://www.e-xfl.com/product-detail/microchip-technology/atxmega32d4-mn</a> |

## 2. Pinout/Block diagram

Figure 2-1. Block Diagram and QFN/TQFP Pinout



Note: 1. For full details on pinout and pin functions refer to "Pinout and Pin Functions" on page 49.

## 11. System Control and Reset

### 11.1 Features

- Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
  - Power-on reset
  - External reset
  - Watchdog reset
  - Brownout reset
  - PDI reset
  - Software reset
- Asynchronous operation
  - No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code

### 11.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.

After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0, but it is possible to move the reset vector to the lowest address in the boot section.

The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.

The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows which sources have issued a reset since the last power-on.

### 11.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.

## 16. TC2 Timer/Counter Type 2

### 16.1 Features

- Six eight-bit timer/counters
  - Three Low-byte timer/counter
  - Three High-byte timer/counter
- Up to eight compare channels in each Timer/Counter 2
  - Four compare channels for the low-byte timer/counter
  - Four compare channels for the high-byte timer/counter
- Waveform generation
  - Single slope pulse width modulation
- Timer underflow interrupts/events
- One compare match interrupt/event per compare channel for the low-byte timer/counter
- Can be used with the event system for count control

### 16.2 Overview

There are three Timer/Counter 2. These are realized when a Timer/Counter 0 is set in split mode. It is then a system of two eight-bit timer/counters, each with four compare channels. This results in eight configurable pulse width modulation (PWM) channels with individually controlled duty cycles, and is intended for applications that require a high number of PWM channels.

The two eight-bit timer/counters in this system are referred to as the low-byte timer/counter and high-byte timer/counter, respectively. The difference between them is that only the low-byte timer/counter can be used to generate compare match interrupts and events. The two eight-bit timer/counters have a shared clock source and separate period and compare settings. They can be clocked and timed from the peripheral clock, with optional prescaling, or from the event system. The counters are always counting down.

PORTC, PORTD and PORTE each has one Timer/Counter 2. Notation of these are TCC2 (Time/Counter C2), TCD2 and TCE2, respectively.



## 19. RTC – 16-bit Real-Time Counter

### 19.1 Features

- 16-bit resolution
- Selectable clock source
  - 32.768kHz external crystal
  - External clock
  - 32.768kHz internal oscillator
  - 32kHz internal ULP oscillator
- Programmable 10-bit clock prescaling
- One compare register
- One period register
- Clear counter on period overflow
- Optional interrupt/event on overflow and compare match


### 19.2 Overview

The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low-power sleep modes, to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.

The reference clock is typically the 1.024kHz output from a high-accuracy crystal of 32.768kHz, and this is the configuration most optimized for low power consumption. The faster 32.768kHz output can be selected if the RTC needs a resolution higher than 1ms. The RTC can also be clocked from an external clock signal, the 32.768kHz internal oscillator or the 32kHz internal ULP oscillator.


The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter. A wide range of resolutions and time-out periods can be configured. With a 32.768kHz clock source, the maximum resolution is 30.5 $\mu$ s, and time-out periods can range up to 2000 seconds. With a resolution of 1s, the maximum timeout period is more than 18 hours (65536 seconds). The RTC can give a compare interrupt and/or event when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period register value.

Figure 19-1. Real-time Counter Overview



| Mnemonics                  | Operands | Description                         | Operation                             | Flags       | #Clocks              |
|----------------------------|----------|-------------------------------------|---------------------------------------|-------------|----------------------|
| ICALL                      |          | Indirect Call to (Z)                | PC(15:0) ← Z,<br>PC(21:16) ← 0        | None        | 2 / 3 <sup>(1)</sup> |
| EICALL                     |          | Extended Indirect Call to (Z)       | PC(15:0) ← Z,<br>PC(21:16) ← EIND     | None        | 3 <sup>(1)</sup>     |
| CALL                       | k        | call Subroutine                     | PC ← k                                | None        | 3 / 4 <sup>(1)</sup> |
| RET                        |          | Subroutine Return                   | PC ← STACK                            | None        | 4 / 5 <sup>(1)</sup> |
| RETI                       |          | Interrupt Return                    | PC ← STACK                            | I           | 4 / 5 <sup>(1)</sup> |
| CPSE                       | Rd,Rr    | Compare, Skip if Equal              | if (Rd = Rr) PC ← PC + 2 or 3         | None        | 1 / 2 / 3            |
| CP                         | Rd,Rr    | Compare                             | Rd - Rr                               | Z,C,N,V,S,H | 1                    |
| CPC                        | Rd,Rr    | Compare with Carry                  | Rd - Rr - C                           | Z,C,N,V,S,H | 1                    |
| CPI                        | Rd,K     | Compare with Immediate              | Rd - K                                | Z,C,N,V,S,H | 1                    |
| SBRC                       | Rr, b    | Skip if Bit in Register Cleared     | if (Rr(b) = 0) PC ← PC + 2 or 3       | None        | 1 / 2 / 3            |
| SBRs                       | Rr, b    | Skip if Bit in Register Set         | if (Rr(b) = 1) PC ← PC + 2 or 3       | None        | 1 / 2 / 3            |
| SBIC                       | A, b     | Skip if Bit in I/O Register Cleared | if (I/O(A,b) = 0) PC ← PC + 2 or 3    | None        | 2 / 3 / 4            |
| SBIS                       | A, b     | Skip if Bit in I/O Register Set     | If (I/O(A,b) = 1) PC ← PC + 2 or 3    | None        | 2 / 3 / 4            |
| BRBS                       | s, k     | Branch if Status Flag Set           | if (SREG(s) = 1) then PC ← PC + k + 1 | None        | 1 / 2                |
| BRBC                       | s, k     | Branch if Status Flag Cleared       | if (SREG(s) = 0) then PC ← PC + k + 1 | None        | 1 / 2                |
| BREQ                       | k        | Branch if Equal                     | if (Z = 1) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRNE                       | k        | Branch if Not Equal                 | if (Z = 0) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRCS                       | k        | Branch if Carry Set                 | if (C = 1) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRCC                       | k        | Branch if Carry Cleared             | if (C = 0) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRSH                       | k        | Branch if Same or Higher            | if (C = 0) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRLO                       | k        | Branch if Lower                     | if (C = 1) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRMI                       | k        | Branch if Minus                     | if (N = 1) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRPL                       | k        | Branch if Plus                      | if (N = 0) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRGE                       | k        | Branch if Greater or Equal, Signed  | if (N ⊕ V = 0) then PC ← PC + k + 1   | None        | 1 / 2                |
| BRLT                       | k        | Branch if Less Than, Signed         | if (N ⊕ V = 1) then PC ← PC + k + 1   | None        | 1 / 2                |
| BRHS                       | k        | Branch if Half Carry Flag Set       | if (H = 1) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRHC                       | k        | Branch if Half Carry Flag Cleared   | if (H = 0) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRTS                       | k        | Branch if T Flag Set                | if (T = 1) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRTC                       | k        | Branch if T Flag Cleared            | if (T = 0) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRVS                       | k        | Branch if Overflow Flag is Set      | if (V = 1) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRVC                       | k        | Branch if Overflow Flag is Cleared  | if (V = 0) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRIE                       | k        | Branch if Interrupt Enabled         | if (I = 1) then PC ← PC + k + 1       | None        | 1 / 2                |
| BRID                       | k        | Branch if Interrupt Disabled        | if (I = 0) then PC ← PC + k + 1       | None        | 1 / 2                |
| Data transfer instructions |          |                                     |                                       |             |                      |
| MOV                        | Rd, Rr   | Copy Register                       | Rd ← Rr                               | None        | 1                    |
| MOVW                       | Rd, Rr   | Copy Register Pair                  | Rd+1:Rd ← Rr+1:Rr                     | None        | 1                    |
| LDI                        | Rd, K    | Load Immediate                      | Rd ← K                                | None        | 1                    |

## 31.2 44M1



Note: JEDEC Standard MO-220, Fig . 1 (S AW Singulation) VKKD-3 .

| SYMBOL | MIN      | NOM  | MAX  | NOTE |
|--------|----------|------|------|------|
| A      | 0.80     | 0.90 | 1.00 |      |
| A1     | —        | 0.02 | 0.05 |      |
| A3     | 0.20 REF |      |      |      |
| b      | 0.18     | 0.23 | 0.30 |      |
| D      | 6.90     | 7.00 | 7.10 |      |
| D2     | 5.00     | 5.20 | 5.40 |      |
| E      | 6.90     | 7.00 | 7.10 |      |
| E2     | 5.00     | 5.20 | 5.40 |      |
| e      | 0.50 BSC |      |      |      |
| L      | 0.59     | 0.64 | 0.69 |      |
| K      | 0.20     | 0.26 | 0.41 |      |

02/13/2014


32.1.4 Wake-up Time from Sleep Modes

Table 32-6. Device Wake-up Time from Sleep Modes with Various System Clock Sources

| Symbol              | Parameter                                                  | Condition                     | Min. | Typ. <sup>(1)</sup> | Max. | Units |
|---------------------|------------------------------------------------------------|-------------------------------|------|---------------------|------|-------|
| t <sub>wakeup</sub> | Wake-up time from idle, standby, and extended standby mode | External 2MHz clock           |      | 2.0                 |      | μs    |
|                     |                                                            | 32.768kHz internal oscillator |      | 120                 |      |       |
|                     |                                                            | 2MHz internal oscillator      |      | 2.0                 |      |       |
|                     |                                                            | 32MHz internal oscillator     |      | 0.2                 |      |       |
|                     | Wake-up time from power-save and power-down mode           | External 2MHz clock           |      | 5.0                 |      |       |
|                     |                                                            | 32.768kHz internal oscillator |      | 320                 |      |       |
|                     |                                                            | 2MHz internal oscillator      |      | 9.0                 |      |       |
|                     |                                                            | 32MHz internal oscillator     |      | 5.0                 |      |       |

Note: 1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 32-2. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Figure 32-2. Wake-up Time Definition



### 32.1.13.7 External 16MHz Crystal Oscillator and XOSC Characteristics

**Table 32-25. External 16MHz Crystal Oscillator and XOSC Characteristics**

| Symbol         | Parameter             | Condition                            |                               | Min. | Typ.  | Max. | Units |
|----------------|-----------------------|--------------------------------------|-------------------------------|------|-------|------|-------|
|                | Cycle to cycle jitter | XOSCPWR=0                            | FRQRANGE=0                    |      | 0     |      | ns    |
|                |                       |                                      | FRQRANGE=1, 2, or 3           |      | 0     |      |       |
|                |                       | XOSCPWR=1                            |                               |      | 0     |      |       |
|                | Long term jitter      | XOSCPWR=0                            | FRQRANGE=0                    |      | 0     |      |       |
|                |                       |                                      | FRQRANGE=1, 2, or 3           |      | 0     |      |       |
|                |                       | XOSCPWR=1                            |                               |      | 0     |      |       |
|                | Frequency error       | XOSCPWR=0                            | FRQRANGE=0                    |      | 0.03  |      | %     |
|                |                       |                                      | FRQRANGE=1                    |      | 0.03  |      |       |
|                |                       |                                      | FRQRANGE=2 or 3               |      | 0.03  |      |       |
|                |                       | XOSCPWR=1                            |                               |      | 0.003 |      |       |
|                | Duty cycle            | XOSCPWR=0                            | FRQRANGE=0                    |      | 50    |      |       |
|                |                       |                                      | FRQRANGE=1                    |      | 50    |      |       |
|                |                       |                                      | FRQRANGE=2 or 3               |      | 50    |      |       |
|                |                       | XOSCPWR=1                            |                               |      | 50    |      |       |
| R <sub>Q</sub> | Negative impedance    | XOSCPWR=0,<br>FRQRANGE=0             | 0.4MHz resonator,<br>CL=100pF |      | 44k   |      | Ω     |
|                |                       |                                      | 1MHz crystal, CL=20pF         |      | 67k   |      |       |
|                |                       |                                      | 2MHz crystal, CL=20pF         |      | 67k   |      |       |
|                |                       | XOSCPWR=0,<br>FRQRANGE=1,<br>CL=20pF | 2MHz crystal                  |      | 82k   |      |       |
|                |                       |                                      | 8MHz crystal                  |      | 1500  |      |       |
|                |                       |                                      | 9MHz crystal                  |      | 1500  |      |       |
|                |                       | XOSCPWR=0,<br>FRQRANGE=2,<br>CL=20pF | 8MHz crystal                  |      | 2700  |      |       |
|                |                       |                                      | 9MHz crystal                  |      | 2700  |      |       |
|                |                       |                                      | 12MHz crystal                 |      | 1000  |      |       |
|                |                       | XOSCPWR=0,<br>FRQRANGE=3,<br>CL=20pF | 9MHz crystal                  |      | 3600  |      |       |
|                |                       |                                      | 12MHz crystal                 |      | 1300  |      |       |
|                |                       |                                      | 16MHz crystal                 |      | 590   |      |       |
|                |                       | XOSCPWR=1,<br>FRQRANGE=0,<br>CL=20pF | 9MHz crystal                  |      | 390   |      |       |
|                |                       |                                      | 12MHz crystal                 |      | 50    |      |       |
|                |                       |                                      | 16MHz crystal                 |      | 10    |      |       |

| Symbol       | Parameter                                        | Condition             | Min. | Typ. | Max. | Units   |
|--------------|--------------------------------------------------|-----------------------|------|------|------|---------|
| $t_{HD;STA}$ | Hold time (repeated) START condition             | $f_{SCL} \leq 100kHz$ | 4.0  |      |      | $\mu s$ |
|              |                                                  | $f_{SCL} > 100kHz$    | 0.6  |      |      |         |
| $t_{LOW}$    | Low period of SCL clock                          | $f_{SCL} \leq 100kHz$ | 4.7  |      |      |         |
|              |                                                  | $f_{SCL} > 100kHz$    | 1.3  |      |      |         |
| $t_{HIGH}$   | High period of SCL clock                         | $f_{SCL} \leq 100kHz$ | 4.0  |      |      |         |
|              |                                                  | $f_{SCL} > 100kHz$    | 0.6  |      |      |         |
| $t_{SU;STA}$ | Set-up time for a repeated START condition       | $f_{SCL} \leq 100kHz$ | 4.7  |      |      |         |
|              |                                                  | $f_{SCL} > 100kHz$    | 0.6  |      |      |         |
| $t_{HD;DAT}$ | Data hold time                                   | $f_{SCL} \leq 100kHz$ | 0    |      | 3.45 | $\mu s$ |
|              |                                                  | $f_{SCL} > 100kHz$    | 0    |      | 0.9  |         |
| $t_{SU;DAT}$ | Data setup time                                  | $f_{SCL} \leq 100kHz$ | 250  |      |      | ns      |
|              |                                                  | $f_{SCL} > 100kHz$    | 100  |      |      |         |
| $t_{SU;STO}$ | Setup time for STOP condition                    | $f_{SCL} \leq 100kHz$ | 4.0  |      |      | $\mu s$ |
|              |                                                  | $f_{SCL} > 100kHz$    | 0.6  |      |      |         |
| $t_{BUF}$    | Bus free time between a STOP and START condition | $f_{SCL} \leq 100kHz$ | 4.7  |      |      | $\mu s$ |
|              |                                                  | $f_{SCL} > 100kHz$    | 1.3  |      |      |         |

- Notes:
1. Required only for  $f_{SCL} > 100kHz$ .
  2.  $C_b$  = Capacitance of one bus line in pF.
  3.  $f_{PER}$  = Peripheral clock frequency.

Table 32-96. Gain Stage Characteristics

| Symbol             | Parameter                     | Condition               |                                   | Min. | Typ. | Max.           | Units                     |
|--------------------|-------------------------------|-------------------------|-----------------------------------|------|------|----------------|---------------------------|
| $R_{in}$           | Input resistance              | Switched in normal mode |                                   |      | 4.0  |                | k $\Omega$                |
| $C_{sample}$       | Input capacitance             | Switched in normal mode |                                   |      | 4.4  |                | pF                        |
|                    | Signal range                  | Gain stage output       |                                   | 0    |      | $V_{CC} - 0.6$ | V                         |
|                    | Propagation delay             | ADC conversion rate     |                                   |      | 1    |                | Clk <sub>ADC</sub> cycles |
|                    | Sample rate                   | Same as ADC             |                                   | 14   |      | 200            | kHz                       |
| INL <sup>(1)</sup> | Integral non-linearity        | 50ksps                  | All gain settings                 |      | ±1.5 | ±4             | lsb                       |
|                    | Gain error                    | 1x gain, normal mode    |                                   |      | -0.8 |                | %                         |
|                    |                               | 8x gain, normal mode    |                                   |      | -2.5 |                |                           |
|                    |                               | 64x gain, normal mode   |                                   |      | -3.5 |                |                           |
|                    | Offset error, output referred | 1x gain, normal mode    |                                   |      | -2   |                | mV                        |
|                    |                               | 8x gain, normal mode    |                                   |      | -5   |                |                           |
|                    |                               | 64x gain, normal mode   |                                   |      | -4   |                |                           |
|                    | Noise                         | 1x gain, normal mode    | $V_{CC} = 3.6V$<br>Ext. $V_{REF}$ |      | 0.5  |                | mV rms                    |
|                    |                               | 8x gain, normal mode    |                                   |      | 1.5  |                |                           |
|                    |                               | 64x gain, normal mode   |                                   |      | 11   |                |                           |

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.


### 32.4.7 Analog Comparator Characteristics

Table 32-97. Analog Comparator Characteristics


| Symbol     | Parameter             | Condition              | Min. | Typ. | Max.      | Units |
|------------|-----------------------|------------------------|------|------|-----------|-------|
| $V_{off}$  | Input offset voltage  |                        |      | <±10 |           | mV    |
| $I_{lk}$   | Input leakage current |                        |      | <1   |           | nA    |
|            | Input voltage range   |                        | -0.1 |      | $AV_{CC}$ | V     |
|            | AC startup time       |                        |      | 100  |           | μs    |
| $V_{hys1}$ | Hysteresis, none      |                        |      | 0    |           | mV    |
| $V_{hys2}$ | Hysteresis, small     | mode = High Speed (HS) |      | 13   |           | mV    |
|            |                       | mode = Low Power (LP)  |      | 30   |           |       |
| $V_{hys3}$ | Hysteresis, large     | mode = HS              |      | 30   |           | mV    |
|            |                       | mode = LP              |      | 60   |           |       |

### 32.4.14 SPI Characteristics

**Figure 32-26. SPI Timing Requirements in Master Mode**



**Figure 32-27. SPI Timing Requirements in Slave Mode**





33.1.4 Analog Comparator Characteristics

Figure 33-47. Analog Comparator Hysteresis vs.  $V_{CC}$   
*High speed, small hysteresis*





Figure 33-48. Analog Comparator Hysteresis vs.  $V_{CC}$   
*High speed, large hysteresis*



33.1.6 BOD Characteristics

Figure 33-55. BOD Thresholds vs. Temperature  
BOD level = 1.6V






Figure 33-56. BOD Thresholds vs. Temperature  
BOD level = 3.0V




### 33.1.8 Power-on Reset Characteristics

**Figure 33-63. Power-on Reset Current Consumption vs.  $V_{CC}$**   
*BOD level = 3.0V, enabled in continuous mode*




**Figure 33-64. Power-on Reset Current Consumption vs.  $V_{CC}$**   
*BOD level = 3.0V, enabled in sampled mode*




### 33.2.11 PDI Characteristics


Figure 33-158. Maximum PDI Frequency vs.  $V_{CC}$



**Figure 33-171. Idle Mode Supply Current vs.  $V_{CC}$**   
 $f_{SYS} = 32\text{MHz}$  internal oscillator prescaled to 8MHz



**Figure 33-172. Idle Mode Current vs.  $V_{CC}$**   
 $f_{SYS} = 32\text{MHz}$  internal oscillator



33.3.1.3 Power-down Mode Supply Current

Figure 33-173. Power-down Mode Supply Current vs. Temperature  
*All functions disabled*





Figure 33-174. Power-down Mode Supply Current vs.  $V_{CC}$   
*All functions disabled*



33.4.2 I/O Pin Characteristics

33.4.2.1 Pull-up

Figure 33-263. I/O Pin Pull-up Resistor Current vs. Input Voltage  
 $V_{CC} = 1.8V$






Figure 33-264. I/O Pin Pull-up Resistor Current vs. Input Voltage  
 $V_{CC} = 3.0V$




**Figure 33-287. Gain Error vs. Temperature**

$V_{CC} = 3.0V$ ,  $V_{REF} = \text{external } 2.0V$



**Figure 33-288. Offset Error vs.  $V_{CC}$**

$T = 25^\circ C$ ,  $V_{REF} = \text{external } 1.0V$ , ADC sampling speed = 500ksps





## 35.15 8135E – 02/10

1. Updated the device pin-out [Figure 2-1 on page 3](#). PDI\_CLK and PDI\_DATA renamed only PDI.
2. Updated [Table 7-3 on page 18](#). No of Pages for ATxmega32D4: 32
3. Updated ["Alternate Port Functions" on page 29](#).
4. Updated ["ADC - 12-bit Analog to Digital Converter" on page 39](#).
5. Updated [Figure 25-1 on page 50](#).
6. Updated ["Alternate Pin Functions" on page 48](#).
7. Updated ["Timer/Counter and AWEX functions" on page 46](#).
8. Added [Table 31-17 on page 65](#).
9. Added [Table 31-18 on page 66](#).
10. Changed Internal Oscillator Speed to ["Oscillators and Wake-up Time" on page 85](#).
11. Updated ["Errata" on page 90](#).

## 35.16 8135D – 12/09

1. Added ATxmega128D4 device and updated the datasheet accordingly.
2. Updated ["Electrical Characteristics" on page 58](#) with Max/Min numbers.
3. Added ["Flash and EEPROM Memory Characteristics" on page 61](#).
4. Updated [Table 31-10 on page 64](#), Input hysteresis is in V and not in mV.
5. Added ["Errata" on page 90](#).

## 35.17 8135C – 10/09

1. Updated ["Features" on page 1](#) with Two Two-Wire Interfaces.
2. Updated ["Block Diagram and QFN/TQFP pinout" on page 3](#).
3. Updated ["Overview" on page 5](#).
4. Updated ["XMEGA D4 Block Diagram" on page 7](#).
5. Updated [Table 13-1 on page 24](#).
6. Updated ["Overview" on page 35](#).
7. Updated [Table 27-5 on page 49](#).
8. Updated ["Peripheral Module Address Map" on page 50](#).

## 35.18 8135B – 09/09

1. Added ["Electrical Characteristics" on page 58](#).
2. Added ["Typical Characteristics" on page 67](#).