

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18855t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE	3-13: SPE	CIAL	FUNCTION	I REGISTE	ER SUMMA	RY BANKS (	)-31 (CONTII	NUED)				
Address	Name	PIC16(L)F18855	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 0 (	Bank 0 (Continued)											
01Bh	—		-			U	nimplemented				-	-
01Ch	TMR0L		Holding Regist	er for the Least	Significant Byte o	f the 16-bit TMR0 F	Register				0000 0000	0000 0000
01Dh	TMR0H		Holding Regist	g Register for the Most Significant Byte of the 16-bit TMR0 Register 1111 1111 1111 1111								
01Eh	T0CON0		T0EN	0EN <u>– TOOUT T016BIT T00UTPS&lt;3:0&gt;</u> 0-00 0000 0-00 0000								
01Fh	T0CON1			T0CS<2:0>		TOASYNC	YNC TOCKPS<3:0> 0000 0000 0000 0000					

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations unimplemented, read as '0'. Legend:

Note 1: Register present on PIC16F18855/75 devices only.

2: Unimplemented, read as '1'.

IABLE	3-13: SPE	CIAL	FUNCTION	REGISTE	K SUMMA	KI BANKS	J-31 (CONTI	NUED)				
Address	Name	PIC16(L)F18855 PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 4												
					CPU	CORE REGISTER	RS; see Table 3-2 t	for specifics				
20Ch	TMR1L		Holding Registe	er for the Least	Significant Byte o	f the 16-bit TMR1 F	Register				0000 0000	uuuu uuuu
20Dh	TMR1H		Holding Registe	er for the Most	Significant Byte of	the 16-bit TMR1 R	legister				0000 0000	uuuu uuuu
20Eh	T1CON		—	—	CKP	S<1:0>	-	SYNC	RD16	ON	00 -000	uu -uuu
20Fh	T1GCON		GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	—	-	0000 0x	uuuu ux
210h	T1GATE		—	_	—			GSS<4:0>			0 0000	u uuuu
211h	T1CLK		_	_	—	_		CS<3	0000	uuuu		
212h	TMR3L		Holding Registe	er for the Least	Significant Byte o	f the 16-bit TMR3 F	Register				0000 0000	uuuu uuuu
213h	TMR3H		Holding Registe	er for the Most S	Significant Byte of	the 16-bit TMR3 R	legister				0000 0000	uuuu uuuu
214h	T3CON		—	—	CKP	S<1:0>	_	SYNC	RD16	ON	00 -000	uu -uuu
215h	T3GCON		GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	—	—	0000 0x	uuuu ux
216h	T3GATE		—	_	—			GSS<4:0>			0 0000	u uuuu
217h	T3CLK		—	_	—	—		CS<3	3:0>		0000	uuuu
218h	TMR5L		Holding Registe	er for the Least	Significant Byte o	f the 16-bit TMR5 F	Register				0000 0000	uuuu uuuu
219h	TMR5H		Holding Registe	er for the Most S	Significant Byte of	the 16-bit TMR5 R	legister				0000 0000	uuuu uuuu
21Ah	T5CON		—	—	CKP	S<1:0>	—	SYNC	RD16	ON	00 -000	uu -uuu
21Bh	T5GCON		GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	-	—	x0 0000	uuuu ux
21Ch	T5GATE		—	—	—			GSS<4:0>			0 0000	u uuuu
21Dh	T5CLK		-	—	—	—		CS<3	3:0>		0000	uuuu
21Eh	CCPTMRS0		C4TSE	L<1:0>	C3TSI	EL<1:0>	C2TS	SEL<1:0>	C1TSE	EL<1:0>	0101 0101	0101 0101
21Fh	CCPTMRS1		_	—	P7TSI	EL<1:0>	P6TS	EL<1:0>	C5TSE	EL<1:0>	01 0101	01 0101

© 2015-2017 Microchip Technology Inc.

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Register present on PIC16F18855/75 devices only. Unimplemented, read as '1'. Note 1:

2:

IABLE	3-13: SPE		-UNCTION	REGISTE		RT BANKS	0-31 (CONTI	NUED)				
Address	Name	PIC16(L)F18855 PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Bank 30												
					CPU	CORE REGISTER	RS; see Table 3-2	for specifics				
F0Ch — F0Fh	_	-				u	Inimplemented				_	—
F10h	RA0PPS		—	—			RAC	PPS<5:0>			00 0000	uu uuuu
F11h	RA1PPS		_	_			RA1	PPS<5:0>			00 0000	uu uuuu
F12h	RA2PPS		_	_			RA2	PPS<5:0>			00 0000	uu uuuu
F13h	RA3PPS		_	_			RAS	PPS<5:0>			00 0000	uu uuuu
F14h	RA4PPS		_	_			RA4	PPS<5:0>			00 0000	uu uuuu
F15h	RA5PPS		_	_			RAS	PPS<5:0>			00 0000	uu uuuu
F16h	RA6PPS		_	_			RAG	PPS<5:0>			00 0000	uu uuuu
F17h	RA7PPS		_	_			RA7	PPS<5:0>			00 0000	uu uuuu
F18h	RB0PPS		-	—			RBC	PPS<5:0>			00 0000	uu uuuu
F19h	RB1PPS		-	-			RB1	PPS<5:0>			00 0000	uu uuuu
F1Ah	RB2PPS		-	-			RB2	PPS<5:0>			00 0000	uu uuuu
F1Bh	RB3PPS		1	—			RB3	PPS<5:0>			00 0000	uu uuuu
F1Ch	RB4PPS			_			RB4	PPS<5:0>			00 0000	uu uuuu
F1Dh	RB5PPS			_			RB5	PPS<5:0>			00 0000	uu uuuu
F1Eh	RB6PPS		—	-			RB6	PPS<5:0>			00 0000	uu uuuu
F1Fh	RB7PPS		—	—		RB7PPS<5:0>						uu uuuu
F20h	RCOPPS		—	—		RC0PPS<5:0>						uu uuuu
F21h	RC1PPS		_	_		RC1PPS<5:0>00 00						
F22h	RC2PPS		_	_			RC2	PPS<5:0>			00 0000	uu uuuu
F23h	RC3PPS		_	_			RC3	PPS<5:0>			00 0000	uu uuuu

# © 2015-2017 Microchip Technology Inc.

DS40001802D-page 77

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18855/75 devices only.

2: Unimplemented, read as '1'.

#### 6.2.2.2 Internal Oscillator Frequency Adjustment

The internal oscillator is factory-calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 6-7).

The default value of the OSCTUNE register is 00h. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

#### 6.2.2.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a factory calibrated 31 kHz internal clock source.

The LFINTOSC is the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits of Configuration Word 1 to enable LFINTOSC.
- Write to the NOSC<2:0> bits of the OSCCON1 register.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- TMR1
- TMR0
- TMR2
- SMT1
- SMT2
- CLKREF
- CLC

#### 6.2.2.4 MFINTOSC

In addition to the two independent internal oscillators, the internal oscillator block also contains a divider block called MFINTOSC, to supply certain specific frequencies to other modules on the device. The MFINTOSC module takes the undivided HFINTOSC clock as an input and outputs two clocks, a 500 kHz clock (MFINTOSC) and a 31.25 kHz clock (MFINTOSC/16).

The MFINTOSC is enabled through one of the following methods:

• Setting the MFOEN bit of OSCEN (see Section 6.2.2.5 "Oscillator Status and Manual Enable")

• Selecting MFINTOSC or MFINTOSC/16 as an input clock for one of the peripherals that uses the clock.

Peripherals that use the MFINTOSC output (500 kHz) are:

- TMR1
- TMR3
- TMR5
- SMT1
- SMT2
- CLKREF

Peripherals that use the MFINTOSC/16 output (31.25 kHz) are:

- WDT
- TMR2
- TMR4
- TMR6
- SMT1
- SMT2
- CLKREF

**Note:** Enabling the MFINTOSC will also enable the HFINTOSC.

#### 6.2.2.5 Oscillator Status and Manual Enable

The 'ready' status of each oscillator is displayed in the OSCSTAT register (Register 6-4). The oscillators can also be manually enabled through the OSCEN register (Register 6-7). Manual enabling makes it possible to verify the operation of the EXTOSC or SOSC crystal oscillators. This can be achieved by enabling the selected oscillator, then watching the corresponding 'ready' state of the oscillator in the OSCSTAT register.

### 7.6 Register Definitions: Interrupt Control

#### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	U-0	R/W-1/1
GIE	PEIE			—	_	—	INTEDG
bit 7							bit 0
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is s	set	'0' = Bit is clea	ared				
bit 7	GIE: Global Ir	nterrupt Enable	e bit				
	1 = Enables a	II active interru	ipts				
	0 = Disables a	all interrupts	-				
bit 6	PEIE: Periphe	eral Interrupt E	nable bit				
	1 = Enables a	Il active periph	eral interrupts	;			
	0 = Disables a	all peripheral in	iterrupts				
bit 5-1	Unimplement	ted: Read as '	0'				
bit 0	INTEDG: Inte	rrupt Edge Sel	ect bit				
	1 = Interrupt c	on rising edge o	of INT pin				
	0 = Interrupt c	on failing edge	of INT pin				
Note:	Interrupt flag bits a	re set when an	interrupt				
	condition occurs, re	egardless of the	e state of				
i	its corresponding e	enable bit or th	e Global				
	Enable bit, GIE, o	f the INTCON	register.				
	User software	should ensu	ure the				
	appropriate intern prior to enabling ar	ipi ilag bils a interrunt					
	phon to chabiling al	i interiupt.					

#### 8.2.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source, with the exception of the clock switch interrupt, has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared

- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.



#### FIGURE 8-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT

#### 8.2.3 LOW-POWER SLEEP MODE

The PIC16F18855/75 device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

The PIC16F18855/75 allows the user to optimize the operating current in Sleep, depending on the application requirements.

Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register. Depending on the configuration of these bits, the LDO and reference circuitry are placed in a low-power state when the device is in Sleep.

#### 8.2.3.1 Sleep Current vs. Wake-up Time

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking-up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

#### 10.0 NONVOLATILE MEMORY (NVM) CONTROL

NVM is separated into two types: Program Flash Memory (PFM) and Data EEPROM Memory.

NVM is accessible by using both the FSR and INDF registers, or through the NVMREG register interface.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

NVM can be protected in two ways; by either code protection or write protection.

Code protection (CP and CPD bits in Configuration Word 5) disables access, reading and writing, to both the PFM and EEPROM via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be Reset by a device programmer performing a Bulk Erase to the device, clearing all nonvolatile memory, Configuration bits, and User IDs.

Write protection prohibits self-write and erase to a portion or all of the PFM, as defined by the WRT<1:0> bits of Configuration Word 4. Write protection does not affect a device programmer's ability to read, write, or erase the device.

#### 10.1 Program Flash Memory (PFM)

PFM consists of an array of 14-bit words as user memory, with additional words for User ID information, Configuration words, and interrupt vectors. PFM provides storage locations for:

- User program instructions
- · User defined data

PFM data can be read and/or written to through:

- CPU instruction fetch (read-only)
- FSR/INDF indirect access (read-only) (Section 10.3 "FSR and INDF Access")
- NVMREG access (Section 10.4 "NVMREG Access"
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

Read operations return a single word of memory. When write and erase operations are done on a row basis, the row size is defined in Table 10-1. PFM will erase to a logic '1' and program to a logic '0'.

## TABLE 10-1:FLASH MEMORYORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)	Total Program Flash (words)	
PIC16(L)F18855	22	22	0100	
PIC16(L)F18875	52	52	0192	

It is important to understand the PFM memory structure for erase and programming operations. PFM is arranged in rows. A row consists of 32 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, all or a portion of this row can be programmed. Data to be written into the program memory row is written to 14-bit wide data write latches. These latches are not directly accessible, but may be loaded via sequential writes to the NVMDATH:NVMDATL register pair.

**Note:** To modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, the new data and retained data can be written into the write latches to reprogram the row of PFM. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations

#### 10.1.1 PROGRAM MEMORY VOLTAGES

The PFM is readable and writable during normal operation over the full VDD range.

#### 10.1.1.1 Programming Externally

The program memory cell and control logic support write and Bulk Erase operations down to the minimum device operating voltage. Special BOR operation is enabled during Bulk Erase (Section 5.2.4 "BOR is always OFF").

#### 10.1.1.2 Self-programming

The program memory cell and control logic will support write and row erase operations across the entire VDD range. Bulk Erase is not supported when selfprogramming.

		Defeat		Remappable to Pins of PORTx								
Input Signal Name	Input Register Name	Location	P	PIC16F18855			PIC16F18875					
			PORTA	PORTB	PORTC	PORTA	PORTB	PORTC	PORTD	PORTE		
CLCIN3	CLCIN3PPS	RB7		•	•		•		•			
ADCACT	ADCACTPPS	RB4		•	•		•		٠			
SCK1/SCL1	SSP1CLKPPS	RC3		•	•		•	•				
SDI1/SDA1	SSP1DATPPS	RC4		•	•		•	•				
SS1	SSPSS1PPS	RA5	•		•	•			•			
SCK2/SCL2	SSP2CLKPPS	RB1		•	•		•		٠			
SDI2/SDA2	SSP2DATPPS	RB2		•	•		•		٠			
SS2	SSP2SSPPS	RB0		•	•		•		•			
RX/DT	RXPPS	RC7		•	•		•	•				
СК	TXPPS	RC6		•	•		•	•				

## TABLE 13-1: PPS INPUT SIGNAL ROUTING OPTIONS (CONTINUED)



#### 16.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

Note: Fixed Voltage Reference output cannot exceed VDD.

#### 16.1 Independent Gain Amplifiers

The output of the FVR, which is connected to the ADC, comparators, and DAC, is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 23.0** "**Analog-to-Digital Converter With Computation (ADC2) Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference **Section 25.0 "5-Bit Digital-to-Analog Converter (DAC1) Module"** and **Section 18.0 "Comparator Module"** for additional information.

#### 16.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set.

#### FIGURE 16-1: VOLTAGE REFERENCE BLOCK DIAGRAM



#### 18.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Table 37-14 for more details.

#### 18.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 18-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



R-0/0	R-0/0	R-0/0	R/C/HS-0/0	U-0	R-0/0	R-0/0	R-0/0
ADAOV	ADUTHR	ADLTHR	ADMATH	—		ADSTAT<2:0>	
bit 7							bit 0
r							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value a	at POR and BC	OR/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	<b>ADAOV:</b> ADO 1 = ADC accu 0 = ADC accu	C Computation umulator or AD umulator and A	Overflow bit ERR calculatio DERR calculat	n have overflo ion have not o	wed verflowed		
bit 6	<b>ADUTHR:</b> AD 1 = ADERR > 0 = ADERR≤	)C Module Gre ∙ADUTH ADUTH	er Threshold Fl	ag bit			
bit 5	ADLTHR: AD 1 = ADERR< 0 = ADERR≥	C Module Les: ADLTH ADLTH	s-than Lower T	hreshold Flag	bit		
bit 4	ADMATH: AE 1 = Registers updated 0 = Associate	DC Module Cor ADACC, ADF ed registers/bits	nputation Statu LTR, ADUTH, <i>i</i> s have not char	is bit ADLTH and the nged since this	e ADAOV bit a	re updating or h eared	nave already
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	ADSTAT<0:2 111 = ADC m 110 = ADC m 101 = ADC m 100 = Not use 011 = ADC m 010 = ADC m 001 = ADC m 000 = ADC m	>: ADC Moduli nodule is in 2 <sup>nd</sup> nodule is in 2 <sup>nd</sup> ed nodule is in 1 <sup>st</sup> nodule is in 1 <sup>st</sup> nodule is in 1 <sup>st</sup> nodule is in 1 <sup>st</sup>	e Cycle Multista conversion sta acquisition sta precharge sta conversion sta acquisition sta precharge stag	age Status bits age ge ge ge ge ge	(1)		
		Food Food the	aa hita may ha	involid			

#### REGISTER 23-5: ADSTAT: ADC THRESHOLD REGISTER

**Note 1:** If ADOSC=1, and FOSC<FRC, these bits may be invalid.

NOTES:



#### 31.6.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 31-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.



Note 1: If at the beginning of the Start condition,

the SDA and SCL pins are already

sampled low, or if during the Start condi-

tion, the SCL line is sampled low before

#### FIGURE 31-26: FIRST START BIT TIMING



#### 32.6.5 WINDOWED MEASURE MODE

This mode measures the window duration of the SMTWINx input of the SMT. It begins incrementing the timer on a rising edge of the SMTWINx input and updates the SMTxCPR register with the value of the timer and resets the timer on a second rising edge. See Figure 32-10 and Figure 32-11.



#### REGISTER 32-16: SMTxPRL: SMT PERIOD REGISTER – LOW BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1
			SMTxF	PR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 SMTxPR<7:0>: Significant bits of the SMT Timer Value for Period Match – Low Byte

#### REGISTER 32-17: SMTxPRH: SMT PERIOD REGISTER – HIGH BYTE

| R/W-x/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | SMTxPF  | R<15:8> |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxPR<15:8>: Significant bits of the SMT Timer Value for Period Match – High Byte

#### REGISTER 32-18: SMTxPRU: SMT PERIOD REGISTER – UPPER BYTE

| R/W-x/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | SMTxPR  | <23:16> |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxPR<23:16>: Significant bits of the SMT Timer Value for Period Match – Upper Byte

#### 33.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 33-1 and Figure 33-2.

The EUSART transmit output (TX\_out) is available to the TX/CK pin and internally to the following peripherals:

Configurable Logic Cell (CLC)



#### FIGURE 33-1: EUSART TRANSMIT BLOCK DIAGRAM

R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
CLKREN	_	_	CLKRDC<1:0>		CLKRDIV<2:0>				
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unkr	Bit is unknown -		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared							
bit 7	CLKREN: Reference Clock Module Enable bit								
	1 = Referen	ce Clock modu	le enabled						
	0 = Reference Clock module is disabled								
bit 6-5	Unimplemented: Read as '0'								
bit 4-3	<b>CLKRDC&lt;1:0&gt;:</b> Reference Clock Duty Cycle bits <sup>(1)</sup> 11 = Clock outputs duty cycle of 75%								
	10 = Clock outputs duty cycle of 50%								
01 = Clock outputs duty cycle of 25%									
h# 0.0	0.0 - 0.000 outputs duty cycle of $0.0$								
DIT 2-0	CLKKDIV<2:u>: Reference Clock Divider bits								
	111 = Input clock divided by  128								
	101 = Input cl	lock divided by	32						
	100 = Input cl	lock divided by	16						
	011 = Input cl	lock divided by	8						
	010 = Input clock divided by 4								
	001 = Input clock divided by 2								
	000 = Input cl	IOCK							

#### REGISTER 34-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

Note 1: Bits are valid for Reference Clock divider values of two or larger, the base clock cannot be further divided.