

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18875-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RA0 2 17 19 19 ANA0 - - Clino- C2INO- C2INO- - - - - - - - - - - - - - - - Clino- - IOCA0 - IOCA0 - IOCA0 - IOCA0 - - IOCA0 IOCA0 IOCA0 IOCA0	O/i	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	ADC	Voltage Reference	DAC	Comparators	Zero-Cross Detect	MSSP (SPI/I ² C)	EUSART	WSQ	Timers/SMT	CCP and PWM	CWG	сгс	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
Image: Region of the state of the	RA0	2	17	19	19	ANA0		_		—	_		—	-	_	—		—		IOCA0	_
Image: Section of the secting definition of the section of	RA1	3	18	20	20	ANA1		—			—		—	_	_	—	CLCIN1 ⁽¹⁾	—		IOCA1	_
RA4 6 21 23 ANA4 - - - - - MDCARH ⁽¹⁾ TOCKI ⁽¹⁾ CCP5 ⁽¹⁾ - - - IOCA4 - RA5 7 22 24 24 ANA5 - - - - SS1 ⁽¹⁾ - MDSRC ⁽¹⁾ - - - - - IOCA4 - RA6 14 29 33 31 ANA6 - - - - - MDSRC ⁽¹⁾ - - - - - IOCA6 OCCA5 CLKOUT RA7 13 28 32 30 ANA7 - - - - - - - - - - IOCA7 OSC1 RB0 33 8 9 8 ANB0 - I CliN1+ ZCD SS2 ⁽¹⁾ - - - CPC4 ⁽¹⁾ CWG1IN ⁽¹⁾ - - INT ⁽¹⁾ ICLKN RB0 33 8 9 10 9 ANB1	RA2	4	19	21	21	ANA2	VREF-	DAC1OUT1						_	-	—	—			IOCA2	_
RA5 7 22 24 ANA5 - - - - SS1 ⁽¹⁾ - MDSRC ⁽¹⁾ - - - - 0CA5 - RA6 14 29 33 31 ANA6 -	RA3	5	20	22	22	ANA3	VREF+	-	C1IN1+	—	-	—	MDCARL ⁽¹⁾		_	—	_	—	_	IOCA3	—
RA6 14 29 33 31 ANA6 -	RA4	6	21	23	23	ANA4	—	-	_	-		-	MDCARH ⁽¹⁾	T0CKI ⁽¹⁾	CCP5 ⁽¹⁾	—	_	—	—	IOCA4	—
RA7 13 28 32 30 ANA7	RA5	7	22	24	24	ANA5	—	-	_	-	SS1 ⁽¹⁾	_	MDSRC ⁽¹⁾	_	-	—	_	_	_	IOCA5	—
RB0 33 8 9 8 ANB0 - C2IN1+ ZCD SS2(1) - - CCP4(1) CWG1IN(1) - - INT(1) ICCB0 - ICLKIN RB1 34 9 10 9 ANB1 - C1IN3- C2IN3- - SCL2(3.4) SCK2(1) - - - CWG3IN(1) - - - ICLKIN RB2 35 10 11 10 ANB2 - C1IN3- C2IN3- - SCL2(3.4) SCL2(3.4) -	RA6	14	29	33	31	ANA6		—			—		-			—	—	_		IOCA6	OSC2 CLKOUT
RB1 34 9 10 9 ANB1 C1IN3- C2IN3- SCL2 ^(3,4) SCK2 ⁽¹⁾ CWG2IN ⁽¹⁾ IOCB0 RB2 35 10 11 10 ANB2 C1IN3- C2IN3- SCL2 ^(3,4) SCK2 ⁽¹⁾ CWG2IN ⁽¹⁾ IOCB0 RB2 35 10 11 10 ANB2 CWG3IN ⁽¹⁾ IOCB0 RB3 36 11 12 11 ANB3 IOCB1 IOCB2 RB4 37 12 14 14 ANB4 ADCACT ⁽¹⁾ TG6 ⁽¹⁾ SMTSIG2 ⁽¹⁾ IOCB3 RB5 38 13 15 16 ANB6 </td <td>RA7</td> <td>13</td> <td>28</td> <td>32</td> <td>30</td> <td>ANA7</td> <td>-</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td> </td> <td>—</td> <td>_</td> <td></td> <td></td> <td>—</td> <td>—</td> <td> </td> <td></td> <td>OSC1 CLKIN</td>	RA7	13	28	32	30	ANA7	-	—	—	—			—	_			—	—			OSC1 CLKIN
Image: Normal Section Image: Normal Sec	RB0	33	8	9	8	ANB0		—	C2IN1+	ZCD			—	_	CCP4 ⁽¹⁾		—	—			—
RB3 36 11 12 11 ANB3 C1IN2- C2IN2-	RB1	34	9	10	9	ANB1		_			SCL2 ^(3,4) SCK2 ⁽¹⁾	l	_				—	_		IOCB1	_
Image: Note of the state o	RB2	35	10	11	10	ANB2		_			SDA2 ^(3,4) SDI2 ⁽¹⁾	l	_			CWG3IN ⁽¹⁾	—	_		IOCB2	_
Image: Non-Structure ADCACT ⁽¹⁾ Image: Non-Structure ADCACT ⁽¹⁾ Image: Non-Structure Image: Non-Struct	RB3	36	11	12	11	ANB3		Ι			Ι		_	_	-	—	—			IOCB3	—
RB6 39 14 16 16 ANB6 - - - - - - - - - ICSPCLK	RB4	37	12	14	14	ANB4 ADCACT ⁽¹⁾	_	—	—	_	—	—	-	T5G ⁽¹⁾ SMTWIN2 ⁽¹⁾	_	—	—	—	_	IOCB4	—
	RB5	38	13	15	15	ANB5	-	—	_	—	—	-	—	T1G ⁽¹⁾ SMTSIG2 ⁽¹⁾	CCP3(1)	—	—	—	1	IOCB5	_
RB7 40 15 17 17 ANB7 — DAC10UT2 — — — T6IN ⁽¹⁾ — — CLCIN3 ⁽¹⁾ — — IOCB7 ICSPDAT	RB6	39	14	16	16	ANB6	—	—	—	_	—	—	—	—	—	—			—	IOCB6	ICSPCLK
	RB7	40	15	17	17	ANB7	-	DAC10UT2	-	—	—	_	—	T6IN ⁽¹⁾	—	—	CLCIN3 ⁽¹⁾	—	-	IOCB7	ICSPDAT

TABLE 3: 40/44-PIN ALLOCATION TABLE (PIC16F18875)

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which port pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels.; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMbus input buffer thresholds.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

Name	Function	Input Type	Output Type	Description
OUT ⁽²⁾	CCP3	-	CMOS/OD	Capture/Compare/PWM3 output (compare/PWM functions
	CCP4	_	CMOS/OD	Capture/Compare/PWM4 output (compare/PWM functions
	CCP5	-	CMOS/OD	Capture/Compare/PWM5 output (compare/PWM function
	PWM6OUT	-	CMOS/OD	PWM6 output.
	PWM7OUT	-	CMOS/OD	PWM7 output.
	CWG1A	-	CMOS/OD	Complementary Waveform Generator 1 output A.
	CWG1B	-	CMOS/OD	Complementary Waveform Generator 1 output B.
	CWG1C	-	CMOS/OD	Complementary Waveform Generator 1 output C.
	CWG1D	-	CMOS/OD	Complementary Waveform Generator 1 output D.
	CWG2A	-	CMOS/OD	Complementary Waveform Generator 2 output A.
	CWG2B	-	CMOS/OD	Complementary Waveform Generator 2 output B.
	CWG2C	-	CMOS/OD	Complementary Waveform Generator 2 output C.
	CWG2D	-	CMOS/OD	Complementary Waveform Generator 2 output D.
	CWG3A	_	CMOS/OD	Complementary Waveform Generator 3 output A.
	CWG3B	-	CMOS/OD	Complementary Waveform Generator 3 output B.
	CWG3C	_	CMOS/OD	Complementary Waveform Generator 3 output C.
	CWG3D	-	CMOS/OD	Complementary Waveform Generator 3 output D.
	CLC1OUT	-	CMOS/OD	Configurable Logic Cell 1 output.
	CLC2OUT	-	CMOS/OD	Configurable Logic Cell 2 output.
	CLC3OUT	-	CMOS/OD	Configurable Logic Cell 3 output.
	CLC4OUT	—	CMOS/OD	Configurable Logic Cell 4 output.
	NCO	-	CMOS/OD	Numerically Controller Oscillator output.
	CLKR	_	CMOS/OD	Clock Reference module output.

TABLE 1-3: PIC16F18875 PINOUT DESCRIPTION (CONTINUED)

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD = Open-Drain

 TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 I²C = Schmitt Trigger input with I²CHV=

 High Voltage XTAL= Crystal levels
 Voltage XTAL= Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

TABLE 3-3: PIC16(L)F18855 MEMORY MAP BANK 0-7

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h		080h		100h		180h		200h		280h		300h		380h	
	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	ADRESL	10Ch	ADCNT	18Ch	SSP1BUF	20Ch	TMR1L	28Ch	T2TMR	30Ch	CCPR1L	38Ch	PWM6DCL
00Dh	PORTB	08Dh	ADRESH	10Dh	ADRPT	18Dh	SSP1ADD	20Dh	TMR1H	28Dh	T2PR	30Dh	CCPR1H	38Dh	PWM6DCH
00Eh	PORTC	08Eh	ADPREVL	10Eh	ADLTHL	18Eh	SSP1MSK	20Eh	T1CON	28Eh	T2CON	30Eh	CCP1CON	38Eh	PWM6CON
00Fh	_	08Fh	ADPREVH	10Fh	ADLTHH	18Fh	SSP1STAT	20Fh	T1GCON	28Fh	T2HLT	30Fh	CCP1CAP	38Fh	_
010h	PORTE	090h	ADACCL	110h	ADUTHL	190h	SSP1CON1	210h	T1GATE	290h	T2CLKCON	310h	CCPR2L	390h	PWM7DCL
011h	TRISA	091h	ADACCH	111h	ADUTHH	191h	SSP1CON2	211h	T1CLK	291h	T2RST	311h	CCPR2H	391h	PWM7DCH
012h	TRISB	092h	—	112h	ADSTPTL	192h	SSP1CON3	212h	TMR3L	292h	T4TMR	312h	CCP2CON	392h	PWM7CON
013h	TRISC	093h	ADCON0	113h	ADSTPTH	193h	—	213h	TMR3H	293h	T4PR	313h	CCP2CAP	393h	—
014h	_	094h	ADCON1	114h	ADFLTRL	194h	_	214h	T3CON	294h	T4CON	314h	CCPR3L	394h	_
015h	—	095h	ADCON2	115h	ADFLTRH	195h	—	215h	T3GCON	295h	T4HLT	315h	CCPR3H	395h	—
016h	LATA	096h	ADCON3	116h	ADERRL	196h	SSP2BUF	216h	T3GATE	296h	T4CLKCON	316h	CCP3CON	396h	_
017h	LATB	097h	ADSTAT	117h	ADERRH	197h	SSP2ADD	217h	T3CLK	297h	T4RST	317h	CCP3CAP	397h	_
018h	LATC	098h	ADCLK	118h	—	198h	SSP2MSK	218h	TMR5L	298h	T6TMR	318h	CCPR4L	398h	—
019h	—	099h	ADACT	119h	RC1REG	199h	SSP2STAT	219h	TMR5H	299h	T6PR	319h	CCPR4H	399h	—
01Ah	_	09Ah	ADREF	11Ah	TX1REG	19Ah	SSP2CON1	21Ah	T5CON	29Ah	T6CON	31Ah	CCP4CON	39Ah	
01Bh	—	09Bh	ADCAP	11Bh	SP1BRGL	19Bh	SSP2CON2	21Bh	T5GCON	29Bh	T6HLT	31Bh	CCP4CAP	39Bh	—
01Ch	TMR0L	09Ch	ADPRE	11Ch	SP1BRGH	19Ch	SSP2CON3	21Ch	T5GATE	29Ch	T6CLKCON	31Ch	CCPR5L	39Ch	—
01Dh	TMR0H	09Dh	ADACQ	11Dh	RC1STA	19Dh	—	21Dh	T5CLK	29Dh	T6RST	31Dh	CCPR5H	39Dh	
01Eh	T0CON0	09Eh	ADPCH	11Eh	TX1STA	19Eh	_	21Eh	CCPTMRS0	29Eh	_	31Eh	CCP5CON	39Eh	
01Fh	T0CON1	09Fh 0A0h	—	11Fh	BAUD1CON	19Fh	—	21Fh	CCPTMRS1	29Fh	—	31Fh	CCP5CAP	39Fh	
020h		UAUII		120h		1A0h		220h		2A0h		320h		3A0h	
			General		General		General		General		General		General		General
	General		Purpose		Purpose		Purpose		Purpose		Purpose		Purpose		Purpose
	Purpose		Register		Register		Register		Register		Register		Register		Register
	Register		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes
	96 Bytes														
		0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
		0F0h	Common RAM	170h	Common RAM	1F0h	Common RAM	270h	Common RAM	2F0h	Common RAM	370h	Common RAM	3F0h	Common RAM
			(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses
07Fh		0FFh	70h – 7Fh)	17Fh	70h – 7Fh)	1FFh	70h – 7Fh)	27Fh	70h – 7Fh)	2FFh	70h – 7Fh)	37Fh	70h – 7Fh)	3FFh	70h – 7Fh)

Legend:

= Unimplemented data memory locations, read as '0'.

3-13: SPE	CIA	LF	UNCTION	REGISTE		RY BANKS	0-31 (CONTII	NUED)				
Name	PIC16(L)F18855	PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
(Continued)												
	—	Х	SLRD7	SLRD6	SLRD5	SLRD4	SLRD3	SLRD2	SLRD1	SLRD0	1111 1111	1111 1111
SLRCOND	х	-			•	U	Inimplemented					
	—	Х	INLVLD7	INLVLD6	INLVLD5	INLVLD4	INLVLD3	INLVLD2	INLVLD1	INLVLD0	1111 1111	1111 1111
INLVLD	х	—			1	U	Inimplemented		•			
_	-	-				U	Inimplemented				_	_
0.00115	—	Х	CCDND7	CCDND6	CCDND5	CCDND4	CCDND3	CCDND2	CCDND1	CCDND0	0000 0000	0000 0000
CCDND	х	—				U	Inimplemented	•				
00000	—	Х	CCDPD7	CCDPD6	CCDPD5	CCDPD4	CCDPD3	CCDPD2	CCDPD1	CCDPD0	0000 0000	0000 0000
CCDPD	х	—				U	Inimplemented					
_	-	-				U	Inimplemented				—	—
	—	Х	—	—	—	—	-	ANSE2	ANSE1	ANSE0	111	111
ANSELE	х	—				U	Inimplemented	•				
	—	Х	—	—	—		WPUE3	WPUE2	WPUE1	WPUE0	0000	0000
WPUE	х	—	_	_	—	—	WPUE3	—	—	_	0	0
	—	Х	_	_	—	—	-	ODCE2	ODCE1	ODCE0	000	000
ODCONE	х	—				U	Inimplemented	•				
		Х	-	—	—	—	_	SLRE2	SLRE1	SLRE0	111	111
SLRCONE	х	—				U	Inimplemented					
	—	Х	_	—	—	_	INLVLE3	INLVLE2	INLVLE1	INLVLE0	1111	1111
	х	-	_		—	_	INLVLE3	—	—		1	1
IOCEP			_		—	_	IOCEP3	—	—		0	0
IOCEN			_		—	_	IOCEN3	_	—		0	0
	Name (Continued) SLRCOND INLVLD CCDND CCDND CCDPD ANSELE WPUE ODCONE SLRCONE INLVLE IOCEP	Name Name (Continued) SLRCOND	Name State State (Continued)	NameSS SS SS SS SS SS SS SS SS SS SS SS SS SS SS SS 	NameSS SC S	NameSS LOSS LOBit 7Bit 6Bit 5Continued)SLRCOND-XSLRD7SLRD6SLRD5XINLVLD-XINLVLD7INLVLD6INLVLD5INLVLDXCCDND-XCCDND7CCDND6CCDND5CCDNDXCCDND-XCCDPD7CCDPD6CCDPD5XCCDPD-XCCDPD-XCCDPD-XCDPD-XMSELE-XMPUE-XXODCONEXXNLVLE-XINLVLEXINLVLEXINLVLEXXINLVLE <t< td=""><td>Name</td><td>Name$\frac{9}{90}$$\frac$</td><td>NameSolutionSolutionSolutionSolutionSolutionSolutionSolution(Continued)SLRCOND$-$XSLRD7SLRD6SLRD5SLRD4SLRD3SLRD2NLVLD$-$XSLRD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2INLVLD$-$XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2$-$XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2$-$XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2$-$UnimplementedIntrolIntrolIntrol$-$UnimplementedIntrolIntrol$-$IntrolIntrol$-$<</td><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td>NameNameNameNameNameBit 7Bit 6Bit 5Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 2Bit 1Bit 0Continued)$(Continued)$$(Contin$</td><td>$\begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$</td></t<>	Name	Name $\frac{9}{90}$ \frac	NameSolutionSolutionSolutionSolutionSolutionSolutionSolution(Continued)SLRCOND $-$ XSLRD7SLRD6SLRD5SLRD4SLRD3SLRD2NLVLD $-$ XSLRD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2INLVLD $-$ XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2 $ -$ XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2 $ -$ XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2 $ -$ UnimplementedIntrolIntrolIntrol $ -$ UnimplementedIntrolIntrol $ -$ IntrolIntrol $ -$ <	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	NameNameNameNameNameBit 7Bit 6Bit 5Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 2Bit 1Bit 0Continued) $(Continued)$ $(Contin$	$\begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$

DECISTED SUMMARY RANKS 0.24 (CONTINUED) TION

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Register present on PIC16F18855/75 devices only. Legend:

Note 1:

2: Unimplemented, read as '1'.

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	—	SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable t	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is un	ichanged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all ot	her Resets
'1' = Bit is s	et	'0' = Bit is clea	ared	HS = Hardwa	are set		
bit 7-6	Unimpleme	nted: Read as 'o)'.				
bit 6		: SMT2 Pulse-V		on Interrupt En	able bit		
		s the SMT acqui					
		s the SMT acqu	•		•.		
bit 5		SMT2 Period / s the SMT acqui		rrupt Enable b	bit		
		s the SMT acqui	•				
bit 4		IT2 Overflow Inte	•				
		s the SMT overf					
	0 = Disable	es the SMT over	flow interrupt				
bit 2		: SMT1 Pulse-V		•	able bit		
		s the SMT acqui	•				
bit 1		es the SMT acq			.:+		
DILI		: SMT1 Period / s the SMT acqui		rrupt Enable L	л		
		s the SMT acqu					
bit 0	SMT1IE: SM	IT1 Overflow Inte	errupt Enable b	bit			
	1 = Enable	s the SMT overf	low interrupt				

REGISTER 7-10: PIE8: PERIPHERAL INTERRUPT ENABLE REGISTER 8

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt controlled by registers PIE1-PIE8.

0 = Disables the SMT overflow interrupt

8.0 POWER-SAVING OPERATION MODES


The purpose of the Power-Down modes is to reduce power consumption. There are two Power-Down modes: DOZE mode and Sleep mode.

8.1 DOZE Mode

DOZE mode allows for power saving by reducing CPU operation and program memory (PFM) access, without affecting peripheral operation. DOZE mode differs from Sleep mode because the system oscillators continue to

operate, while only the CPU and PFM are affected. The reduced execution saves power by eliminating unnecessary operations within the CPU and memory.

When the Doze Enable (DOZEN) bit is set (DOZEN = 1), the CPU executes only one instruction cycle out of every N cycles as defined by the DOZE<2:0> bits of the CPUDOZE register. For example, if DOZE<2:0> = 100, the instruction cycle ratio is 1:32. The CPU and memory execute for one instruction cycle and then lay idle for 31 instruction cycles. During the unused cycles, the peripherals continue to operate at the system clock speed.



8.1.1 DOZE OPERATION

The Doze operation is illustrated in Figure 8-1. For this example:

- Doze enable (DOZEN) bit set (DOZEN = 1)
- DOZE<2:0> = 001 (1:4) ratio
- Recover-on-Interrupt (ROI) bit set (ROI = 1)

As with normal operation, the PFM fetches for the next instruction cycle. The Q-clocks to the peripherals continue throughout.

; This write routine assumes the following:

EXAMPLE 10-4: WRITING TO PROGRAM FLASH MEMORY (PFM)

	-		at the address in DATA_ADDR
; 2. E	ach word of da	ata to be written is mad	de up of two adjacent bytes in DATA_ADDR,
; s	tored in litt	le endian format	
; 3. A	valid starti	ng address (the least s	ignificant bits = 00000) is loaded in ADDRH:ADDRL
; 4. A	DDRH and ADDR	L are located in common	RAM (locations 0x70 - 0x7F)
; 5. N	IVM interrupts	are not taken into acco	bunt
	BANKSEL	NVMADRH	
	MOVF	ADDRH, W	
	MOVF	NVMADRH	; Load initial address
	MOVE		/ Hoad initial address
	MOVF	ADDRL,W NVMADRL	
			· Tood initial data address
	MOVLW	LOW DATA_ADDR	; Load initial data address
	MOVWF	FSROL	
	MOVLW	HIGH DATA_ADDR	
	MOVWF	FSR0H	
	BCF	NVMCON1,NVMREGS	; Set Program Flash Memory as write location
	BSF	NVMCON1, WREN	; Enable writes
	BSF	NVMCON1,LWLO	; Load only write latches
LOOP			
	MOVIW	FSR0++	
	MOVWF	NVMDATL	; Load first data byte
	MOVIW	FSR0++	
	MOVWF	NVMDATH	; Load second data byte
	MOVF	NVMADRL,W	
	XORLW	0x1F	; Check if lower bits of address are 00000
	ANDLW	0x1F	; and if on last of 32 addresses
	BTFSC	STATUS, Z	; Last of 32 words?
	GOTO	START_WRITE	; If so, go write latches into memory
	CALL	UNLOCK_SEQ	; If not, go load latch
	INCF	NVMADRL, F	; Increment address
	GOTO	LOOP	/ Increment address
	0010	2001	
START_	-		
	BCF	NVMCON1,LWLO	; Latch writes complete, now write memory
	CALL	UNLOCK_SEQ	; Perform required unlock sequence
	BCF	NVMCON1,WREN	; Disable writes
UNLOCH	K_SEQ		
	MOVLW	55h	
	BCF	INTCON, GIE	; Disable interrupts
	MOVWF	NVMCON2	; Begin unlock sequence
	MOVLW	AAh	
	MOVWF	NVMCON2	
	BSF	NVMCON1,WR	
	BSF	INTCON, GIE	; Unlock sequence complete, re-enable interrupts
	return		
	I CUULII		

U-0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
_	NVMREGS	LWLO	FREE	WRERR ^(1,2,3)	WREN	WR ^(4,5,6)	RD ⁽⁷⁾
oit 7							bit (
<u> </u>							
L egend: R = Reada	bla hit	W = Writable b	:+		ntod bit road o	ь 'O'	
	only be set	x = Bit is unkno		U = Unimpleme	-	s o Value at all other I	Pasats
1' = Bit is s	•	6'' = Bit is clear		HC = Bit is clear			103013
					icu by naruward	5	
bit 7	Unimplemente	d: Read as '0'					
bit 6				and Device ID Re	egisters		
bit 5	When FREE = 0 1 = The next V	VR command up VR command w	odates the write		l within the row;	; no memory opera	ation is initiated
bit 4	1 = Performs a address is	GS:NVMADR po	on with the nex s) to prepare for	t WR command; t writing.	he 32-word pse	eudo-row containi	ng the indicate
bit 3	This bit is norm 1 = A write op NVMADR	am/Erase Error ally set by hardy eration was inte points to a write am or erase ope	vare. rrupted by a Re -protected addr	ess.	nlock sequence	e, or WR was writ	ten to one whil
bit 2	1 = Allows pro	m/Erase Enable ogram/erase cyc ogramming/eras	es	Flash			
bit 1	WR: Write Con <u>When NVMRE0</u> 1 = Initiates ar 0 = NVM prog <u>When NVMRE0</u> 1 = Initiates th	trol bit ^(4,5,6) <u>G:NVMADR poir</u> n erase/program ram/erase opera <u>G:NVMADR poir</u> e operation india ram/erase opera	nts to a EEPRO cycle at the co ation is complete tts to a PFM loc cated by Table 1	<u>M location</u> : responding EEPF and inactive ation: 0-4	ROM location		
bit 0	RD: Read Cont 1 = Initiates a bit is clear	rol bit ⁽⁷⁾ read at address	eration is comple	ete. The bit can o		akes one instructio cleared) in softwar	
Note 1: 2: 3: 4: 5: 6: 7:	Bit is undefined while Bit must be cleared b Bit may be written to This bit can only be s Operations are self-ti Once a write operatio Reading from EEPRG	y software; hard '1' by software i set by following t med, and the W on is initiated, se	ware will not cle n order to imple he unlock seque R bit is cleared tting this bit to z	ear this bit. ment test sequen ence of Section 1 by hardware whe ero will have no e	ces. 0.4.2 "NVM Ur n complete.	,	

REGISTER 10-5: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

7: Reading from EEPROM loads only NVMDATL<7:0> (Register 10-1).

REGISTER 18-5: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
—	—	_	—	_	—	MC2OUT	MC10UT
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 1 MC2OUT: Mirror Copy of C2OUT bit

bit 0 MC1OUT: Mirror Copy of C1OUT bit

TABLE 18-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	205
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	213
CMxCON0	ON	OUT	_	POL	_	_	HYS	SYNC	279
CMxCON1	_	_	_	_	_	_	INTP	INTN	280
CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	282
CWG1AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	310
CWG2AS1		AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	310
CWG3AS1		AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	310
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	R<1:0>	269
DAC1CON0	DAC1EN	—	DAC10E1	DAC10E2	DAC1PS	SS<1:0>	_	DAC1NSS	389
DAC1CON1		_	_			DAC1R<4:0>			389
INTCON	GIE	PEIE	_						134
PIE2	_	ZCDIE	_	_	_	-	C2IE	C1IE	137
PIR2	_	ZCDIF	_	_	_	_	C2IF	C1IF	146
RxyPPS	_	_			RxyP	PS<5:0>			250
CLCINxPPS	_	—	_		C	LCIN0PPS<4:0	>		249
MDSRCPPS	_	_	—		MDSRCPPS<4:0>				249
T1GPPS	_	_	_		T1GPPS<4:0>			249	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	204
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	212

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the Comparator module.

22.1.2 DATA GATING

Outputs from the input multiplexers are directed to the desired logic function input through the data gating stage. Each data gate can direct any combination of the four selected inputs.

Note: Data gating is undefined at power-up.

The gate stage is more than just signal direction. The gate can be configured to direct each input signal as inverted or non-inverted data. Directed signals are ANDed together in each gate. The output of each gate can be inverted before going on to the logic function stage.

The gating is in essence a 1-to-4 input AND/NAND/OR/NOR gate. When every input is inverted and the output is inverted, the gate is an OR of all enabled data inputs. When the inputs and output are not inverted, the gate is an AND or all enabled inputs.

Table 22-3 summarizes the basic logic that can be obtained in gate 1 by using the gate logic select bits. The table shows the logic of four input variables, but each gate can be configured to use less than four. If no inputs are selected, the output will be zero or one, depending on the gate output polarity bit.

TABLE 22-3: DATA GATING LOGIC

CLCxGLSy	LCxGyPOL	Gate Logic
0x55	1	AND
0x55	0	NAND
0xAA	1	NOR
0xAA	0	OR
0x00	0	Logic 0
0x00	1	Logic 1

It is possible (but not recommended) to select both the true and negated values of an input. When this is done, the gate output is zero, regardless of the other inputs, but may emit logic glitches (transient-induced pulses). If the output of the channel must be zero or one, the recommended method is to set all gate bits to zero and use the gate polarity bit to set the desired level.

Data gating is configured with the logic gate select registers as follows:

- Gate 1: CLCxGLS0 (Register 22-7)
- Gate 2: CLCxGLS1 (Register 22-8)
- Gate 3: CLCxGLS2 (Register 22-9)
- Gate 4: CLCxGLS3 (Register 22-10)

Register number suffixes are different than the gate numbers because other variations of this module have multiple gate selections in the same register. Data gating is indicated in the right side of Figure 22-2. Only one gate is shown in detail. The remaining three gates are configured identically with the exception that the data enables correspond to the enables for that gate.

22.1.3 LOGIC FUNCTION

There are eight available logic functions including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- D Flip-Flop with Set and Reset
- D Flip-Flop with Reset
- J-K Flip-Flop with Reset
- · Transparent Latch with Set and Reset

Logic functions are shown in Figure 22-2. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin, and back to the CLCx itself.

22.1.4 OUTPUT POLARITY

The last stage in the Configurable Logic Cell is the output polarity. Setting the LCxPOL bit of the CLCxPOL register inverts the output signal from the logic stage. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG4D4T: O	Gate 3 Data 4 1	rue (non-inve	rted) bit			
		(true) is gated i					
		(true) is not gat					
bit 6		Gate 3 Data 4 I	•	,			
		(inverted) is ga (inverted) is no					
bit 5		Gate 3 Data 3 1	•				
bit 0		(true) is gated i	•	,			
		(true) is not gat					
bit 4	LCxG4D3N:	Gate 3 Data 3 I	Negated (inve	rted) bit			
		(inverted) is ga					
		(inverted) is no	•				
bit 3		Gate 3 Data 2 1		,			
		(true) is gated i (true) is not gat					
bit 2		Gate 3 Data 2 l					
DIL 2		(inverted) is ga	•				
		(inverted) is ga					
bit 1		Sate 4 Data 1 1	•				
	1 = CLCIN0 ((true) is gated i	nto CLCx Gat	e 3			
	0 = CLCIN0 ((true) is not gat	ed into CLCx	Gate 3			
bit 0		Gate 3 Data 1 I	•	,			
		(inverted) is ga					
	0 = CLCINO((inverted) is no	t gated into Cl	LCx Gate 3			

REGISTER 22-10: CLCxGLS3: GATE 3 LOGIC SELECT REGISTER

REGISTER 22-11: CLCDATA: CLC DATA OUTPUT

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
—	—	—	—	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT		
bit 7					bit 0				
Legend:									
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-4	Unimplemen	ted: Read as '	0'						
bit 3 MLC4OUT: Mirror copy of LC4OUT bit		C4OUT bit							
bit 2 MLC3OUT: Mirror copy of LC3OUT bit		C3OUT bit							
bit 1 MLC2OUT: Mirror copy of LC2OUT bit									

bit 0 MLC10UT: Mirror copy of LC10UT bit

23.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine.


23.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFRM0 bit of the ADCON0 register controls the output format.


Figure 23-3 shows the two output formats.

Software writes to the ADRES register pair are always right justified regardless of the selected format mode. Therefore, data read after writing to ADRES when ADFRM0 = 0 will be shifted left six places. For example, writing 0xFF to ADRESL will be read as 0xC0 in ADRESL and 0x3F logical OR'd with whatever was in the two MSbits in ADRESH.

FIGURE 23-3: 10-BIT ADC CONVERSION RESULT FORMAT







33.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RC1STA register and the received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.


A Break character has been received when:

- · RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 33.3.3 "Auto-Wake-up on Break"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUD1CON register before placing the EUSART in Sleep mode.





REGISTER 33-7: SP1BRGH^(1, 2): BAUD RATE GENERATOR HIGH REGISTER

Lonondi							
bit 7							bit 0
			SP1BR0	G<15:8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 SP1BRG<15:8>: Upper eight bits of the Baud Rate Generator

Note 1: SPBRGH value is ignored for all modes unless BAUD1CON<BRG16> is active.

2: Writing to SPBRGH resets the BRG counter.

LSLF	Logical Left Shift
Syntax:	[<i>label</i>]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C 🗲 register f 🗲 0

С	-	register f	− 0

LSRF	Logical Right Shift					
Syntax:	[label] LSRF f {,d}					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	0 → dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,					
Status Affected:	C, Z					
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.					
	0→ register f → C					

MOVF	Move f					
Syntax:	[<i>label</i>] MOVF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	$(f) \rightarrow (dest)$					
Status Affected:	Z					
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected					
Words:	1					
Cycles:	1					
Example:	MOVF FSR, 0					
	After Instruction W = value in FSR register Z = 1					

TABLE 37-4: I/O PORTS

Standard	d Operati	ng Conditions (unless otherwi	se stated)				
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					
D300		with TTL buffer	—		0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$
D301			—	_	0.15 VDD	V	$1.8V \leq V\text{DD} \leq 4.5V$
D302		with Schmitt Trigger buffer	—	_	0.2 Vdd	V	$2.0V \le V\text{DD} \le 5.5V$
D303		with I ² C levels	—	_	0.3 VDD	V	
D304		with SMBus levels		_	0.8	V	$2.7V \le V\text{DD} \le 5.5V$
D305		MCLR		_	0.2 VDD	V	
	VIH	Input High Voltage			•		
		I/O PORT:					
D320		with TTL buffer	2.0	_		V	$4.5V \leq V\text{DD} \leq 5.5V$
D321			0.25 VDD + 0.8	—	—	V	$1.8V \leq V\text{DD} \leq 4.5V$
D322		with Schmitt Trigger buffer	0.8 VDD		_	V	$2.0V \le V\text{DD} \le 5.5V$
D323		with I ² C levels	0.7 Vdd		_	V	
D324		with SMBus levels	2.1		_	V	$2.7V \le V\text{DD} \le 5.5V$
D325		MCLR	0.7 Vdd	_	_	V	
	lı∟	Input Leakage Current ⁽¹⁾					
D340		I/O Ports	—	± 5	± 125	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 85°C
D341			—	± 5	± 1000	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 125°C
D342		MCLR ⁽²⁾	_	± 50	± 200	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 85°C
	IPUR	Weak Pull-up Current					
D350		-	25	120	200	μA	VDD = 3.0V, VPIN = VSS
	VOL	Output Low Voltage	11			ı ·	
D360		I/O ports	_		0.6	V	IOL = 10.0mA, VDD = 3.0V
	Voн	Output High Voltage	1		1	1	1
D370		I/O ports	Vdd - 0.7	_	_	V	ЮН = 6.0 mA, VDD = 3.0V
D380	Сю	All I/O pins		5	50	pF	

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined <u>as current</u> sourced by the pin.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 38-49: ADC 10-bit Mode, Single-Ended DNL, VDD = 3.0V, VREF = 3.0V.




FIGURE 38-50: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, VREF = 3.0V.




FIGURE 38-51: ADC 10-bit Mode, Single-Ended DNL, VDD = 3.0V, $TAD = 1 \mu S$.




FIGURE 38-52: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, TAD = $1 \mu S$.




FIGURE 38-53: Temp. Indicator Initial Offset, High Range, Temp. = 20°C, PIC16F18855/75 Only.




FIGURE 38-54: Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16F18855/75 Only.