

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18875-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 3-11: PIC16(L)F18875 MEMORY MAP, BANK 30

TADLE J-II.			, <b>DANK 30</b>	
	Bank 30		Bank 30	
F0Ch	—	F40h	CCDNA	F64h
F0Dh	_	F41h	CCDPA	F65h
F0Eh	—	F42h	_	F66h
F0Fh	—	F43h	ANSELB	F67h
F10h	RA0PPS	F44h	WPUB	F68h
F11h	RA1PPS	F45h	ODCONB	F69h
F12h	RA2PPS	F46h	SLRCONB	F6Ah
F13h	RA3PPS	F47h	INLVLB	F6Bh
F14h	RA4PPS	F48h	IOCBP	F6Ch
F15h	RA5PPS	F49h	IOCBN	F6Dh
F16h	RA6PPS	F4Ah	IOCBF	F6Eh
F17h	RA7PPS	F4Bh	CCDNB	F6Fh
F18h	RB0PPS	F4Ch	CCDPB	
F19h	RB1PPS	F4Dh	_	
F1Ah	RB2PPS	F4Eh	ANSELC	
F1Bh	RB3PPS	F4Fh	WPUC	
F1Ch	RB4PPS	F50h	ODCONC	
F1Dh	RB5PPS	F51h	SLRCONC	
F1Eh	RB6PPS	F52h	INLVLC	
F1Fh	RB7PPS	F53h	IOCCP	
F20h	RC0PPS	F54h	IOCCN	
F21h	RC1PPS	F55h	IOCCF	
F22h	RC2PPS	F56h	CCDNC	
F23h	RC3PPS	F57h	CCDPC	
F24h	RC4PPS	F58h	—	
F25h	RC5PPS	F59h	ANSELD	
F26h	RC6PPS	F5Ah	WPUD	
F27h	RC7PPS	F5Bh	ODCOND	
F28h		F5Ch	SLRCOND	
	—	F5Dh	INLVLD	
F37h		F5Eh	—	
F38h	ANSELA	F5Fh	_	
F39h	WPUA	F60h		
F3Ah	ODCONA	F61h	CCDND	
F3Bh	SLRCONA	F62h	CCDPD	
F3Ch	INLVLA	F63h	_	
F3Dh	IOCAP			
F3Eh	IOCAN			
F3Fh	IOCAF			

F64h	ANSELE
F65h	WPUE
F66h	ODCONE
F67h	SLRCONE
-68h	INLVLE
F69h	IOCEP
-6Ah	IOCEN
-6Bh	IOCEF
-6Ch	CCDNE
-6Dh	CCDPE
-6Eh	_
-6Fh	—

Bank 30

Legend:

= Unimplemented data memory locations, read as '0'.

TABLE	3-13: SPE	CIA	L F		REGISTE	ER SUMMA	RY BANKS	0-31 (CONTI	NUED)				
Address	Name	PIC16(L)F18855	PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 30	(Continued)												
F24h	RC4PPS			—	_			RC4	PPS<5:0>			00 0000	uu uuuu
F25h	RC5PPS			_	_			RCS	iPPS<5:0>			00 0000	uu uuuu
F26h	RC6PPS			_	_			RC6	PPS<5:0>			00 0000	uu uuuu
F27h	RC7PPS			_	_			RC7	'PPS<5:0>			00 0000	uu uuuu
5001	000000	—	х	—	_			RDC	)PPS<5:0>			00 0000	uu uuuu
F28h	RD0PPS	Х	—				U	Inimplemented					
5001	884880	—	х	_	—			RD1	PPS<5:0>			00 0000	uu uuuu
F29h	RD1PPS	Х	—				U						
50.41	RD2PPS	—	х	—	—			RD2	2PPS<5:0>			00 0000	uu uuuu
F2Ah	RD2PP5	х	—				U	Inimplemented					
FODE	DDDDDC	—	х	-	—			RD3	8PPS<5:0>			00 0000	uu uuuu
F2Bh	RD3PPS	Х	—				U	Inimplemented					
F2Ch	RD4PPS	—	х	_	—			RD4	PPS<5:0>			00 0000	uu uuuu
FZGN	RD4PP5	х	—				U	Inimplemented					
FADL	RD5PPS	—	х	-	—			RDS	iPPS<5:0>			00 0000	uu uuuu
F2Dh	RD5PPS	Х	—				U	Inimplemented					
FOFF	DDCDDC	—	х	-	—			RD6	PPS<5:0>			00 0000	uu uuuu
F2Eh	RD6PPS	Х	—				Unimplemented						
F2Fh	RD7PPS	—	Х	—	_		RD7PPS<5:0>00 0000 -						
	KU/PPS	Х	—				Unimplemented						
F30h	RE0PPS	—	Х	_	_			REC	PPS<5:0>			00 0000	uu uuuu
r3011	REUPPS	Х	—				U	Inimplemented					

#### CISTED SUMMADY DANKS 0.24 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18855/75 devices only.

Unimplemented, read as '1'. 2:

3-13: SPE	CIA	LF	UNCTION	REGISTE		RY BANKS	0-31 (CONTII	NUED)				
Name	PIC16(L)F18855	PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
(Continued)												
	—	Х	SLRD7	SLRD6	SLRD5	SLRD4	SLRD3	SLRD2	SLRD1	SLRD0	1111 1111	1111 1111
SLRCOND	х	-			•	U	Inimplemented					
	—	Х	INLVLD7	INLVLD6	INLVLD5	INLVLD4	INLVLD3	INLVLD2	INLVLD1	INLVLD0	1111 1111	1111 1111
INLVLD	х	—			1	U	Inimplemented		•			
_	-	-				U	Inimplemented				_	_
0.00115	—	Х	CCDND7	CCDND6	CCDND5	CCDND4	CCDND3	CCDND2	CCDND1	CCDND0	0000 0000	0000 0000
CCDND	х	—		Unimplemented								
00000	—	Х	CCDPD7	CCDPD6	CCDPD5	CCDPD4	CCDPD3	CCDPD2	CCDPD1	CCDPD0	0000 0000	0000 0000
CCDPD	х	—				U	Inimplemented					
_	-	-				U	Inimplemented				—	—
	—	Х	—	—	—	—	-	ANSE2	ANSE1	ANSE0	111	111
ANSELE	Х	—				U	Inimplemented	•				
	—	Х	_	—	—		WPUE3	WPUE2	WPUE1	WPUE0	0000	0000
WPUE	х	—	_	_	—	—	WPUE3	—	—	_	0	0
	—	Х	_	_	—	—	-	ODCE2	ODCE1	ODCE0	000	000
ODCONE	Х	—				U	Inimplemented	•				
		Х	-	—	—	—	_	SLRE2	SLRE1	SLRE0	111	111
SLRCONE	х	—				U	Inimplemented					
	—	Х	_	—	—	_	INLVLE3	INLVLE2	INLVLE1	INLVLE0	1111	1111
	х	-	_		—	_	INLVLE3	—	—		1	1
IOCEP			_		—	_	IOCEP3	—	—		0	0
IOCEN			_		—	_	IOCEN3	_	—		0	0
	Name (Continued) SLRCOND INLVLD CCDND CCDND CCDPD ANSELE WPUE ODCONE SLRCONE INLVLE IOCEP	Name Name (Continued) SLRCOND	Name         State         State           (Continued)	NameSS SS SS SS SS SS SS SS SS SS SS SS SS SS SS SS 	NameSS SC S	NameSS LOSS LOBit 7Bit 6Bit 5Continued)SLRCOND-XSLRD7SLRD6SLRD5XINLVLD-XINLVLD7INLVLD6INLVLD5INLVLDXCCDND-XCCDND7CCDND6CCDND5CCDNDXCCDND-XCCDPD7CCDPD6CCDPD5XCCDPD-XCCDPD-XCCDPD-XCDPD-XMSELE-XMPUE-XXODCONEXXNLVLE-XINLVLEXINLVLEXINLVLEXXINLVLE <t< td=""><td>Name</td><td>Name<math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac{9}{90}</math><math>\frac</math></td><td>NameSolutionSolutionSolutionSolutionSolutionSolutionSolution(Continued)SLRCOND<math>-</math>XSLRD7SLRD6SLRD5SLRD4SLRD3SLRD2NLVLD<math>-</math>XSLRD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2INLVLD<math>-</math>XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2<math> -</math>XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2<math> -</math>XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2<math>   -</math>UnimplementedIntrolIntrolIntrol<math>    -</math>UnimplementedIntrolIntrol<math>      -</math>IntrolIntrol<math>   -</math>&lt;</td><td><math display="block">\begin{array}{c c c c c c c c c c c c c c c c c c c </math></td><td>NameNameNameNameNameBit 7Bit 6Bit 5Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 2Bit 1Bit 0Continued)<math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Continued)</math><math>(Contin</math></td><td><math display="block">\begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c</math></td></t<>	Name	Name $\frac{9}{90}$ $\frac$	NameSolutionSolutionSolutionSolutionSolutionSolutionSolution(Continued)SLRCOND $-$ XSLRD7SLRD6SLRD5SLRD4SLRD3SLRD2NLVLD $-$ XSLRD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2INLVLD $-$ XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2 $ -$ XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2 $ -$ XINLVLD7INLVLD6INLVLD5INLVLD4INLVLD3INLVLD2 $   -$ UnimplementedIntrolIntrolIntrol $    -$ UnimplementedIntrolIntrol $      -$ IntrolIntrol $   -$ <	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	NameNameNameNameNameBit 7Bit 6Bit 5Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 2Bit 1Bit 0Continued) $(Continued)$ $(Contin$	$\begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$

#### DECISTED SUMMARY RANKS 0.24 (CONTINUED) TION

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Register present on PIC16F18855/75 devices only. Legend:

Note 1:

2: Unimplemented, read as '1'.

### 4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

#### 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as shown in Table 4-1.

# TABLE 4-1:CONFIGURATION WORD<br/>LOCATIONS

Configuration Word	Location
CONFIG1	8007h
CONFIG2	8008h
CONFIG3	8009h
CONFIG4	800Ah
CONFIG5	800Bh

Note:	The DEBUG bit in Configuration Words is								
	managed automatically by devic								
	development tools including debuggers								
	and programmers. For normal device								
	operation, this bit should be maintained as								
	a '1'.								

U-0	U-0	R/W/HS-0/0	R-0	U-0	U-0	U-0	R/W/HS-0/0		
_	_	TMR0IF	IOCIF	_	_	—	INTF <sup>(1)</sup>		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BOI	R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared	HS= Hardwa	re Set				
bit 7-6 bit 5 bit 4	bit 5 <b>TMR0IF:</b> TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow								
	<ul> <li>1 = One or more of the IOCAF-IOCEF register bits are currently set, indicating an enabled edge was detected by the IOC module.</li> <li>0 = None of the IOCAF-IOCEF register bits are currently set</li> </ul>								
bit 3-1	-	ted: Read as '							
bit 0	<ul> <li>INTF: INT External Interrupt Flag bit<sup>(1)</sup></li> <li>1 = The INT external interrupt occurred (must be cleared in software)</li> <li>0 = The INT external interrupt did not occur</li> </ul>								

#### REGISTER 7-11: PIR0: PERIPHERAL INTERRUPT STATUS REGISTER 0

- Note 1: The External Interrupt GPIO pin is selected by INTPPS (Register 13-1).
  - 2: The IOCIF bits are the logical OR of all the IOCAF-IOCEF flags. Therefore, to clear the IOCIF flag, application firmware should clear all of the lower level IOCAF-IOCEF register bits.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE, of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

#### 12.5 Register Definitions: PORTA

#### REGISTER 12-2: PORTA: PORTA REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RA7     | RA6     | RA5     | RA4     | RA3     | RA2     | RA1     | RA0     |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Leaend: |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **RA<7:0>**: PORTA I/O Value bits<sup>(1)</sup> 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7  | TRISA6  | TRISA5  | TRISA4  | TRISA3  | TRISA2  | TRISA1  | TRISA0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISA<7:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	
bit 7 bit								
Legend:								
R = Readable bit W = Writable bit								
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'		

#### REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

'0' = Bit is cleared

bit 7-0 WPUA<7:0>: Weak Pull-up Register bits<sup>(1)</sup> 1 = Pull-up enabled 0 = Pull-up disabled

'1' = Bit is set

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

#### REGISTER 12-7: ODCONA: PORTA OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCA7   | ODCA6   | ODCA5   | ODCA4   | ODCA3   | ODCA2   | ODCA1   | ODCA0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ODCA<7:0>: PORTA Open-Drain Enable bits

For RA<7:0> pins, respectively

- 1 = Port pin operates as open-drain drive (sink current only)
- 0 = Port pin operates as standard push-pull drive (source and sink current)

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
WPUD7	WPUD6	WPUD5	WPUD4	WPUD3	WPUD2	WPUD1	WPUD0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Res				
'1' = Bit is set		'0' = Bit is clea	ared					

#### REGISTER 12-36: WPUD: WEAK PULL-UP PORTD REGISTER

bit 7-0 WPUD<7:0>: WPUD I/O Value bits<sup>(1)</sup> 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

#### REGISTER 12-37: ODCOND: PORTD OPEN-DRAIN CONTROL REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCD7   | ODCD6   | ODCD5   | ODCD4   | ODCD3   | ODCD2   | ODCD1   | ODCD0   |
| bit 7   | •       |         | •       |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ODCD<7:0>**: ODCD I/O Value bits 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRD7   | SLRD6   | SLRD5   | SLRD4   | SLRD3   | SLRD2   | SLRD1   | SLRD0   |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

#### REGISTER 12-38: SLRCOND: PORTD SLEW RATE CONTROL REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **SLRD<7:0>:** PORTD Slew Rate Enable bits For RD<7:0> pins, respectively 1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

#### REGISTER 12-39: INLVLD: PORTD INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLD7 | INLVLD6 | INLVLD5 | INLVLD4 | INLVLD3 | INLVLD2 | INLVLD1 | INLVLD0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INLVLD<7:0>: PORTD Input Level Select bits

For RD<7:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

#### 20.1.2 PUSH-PULL MODE

In Push-Pull mode, two output signals are generated, alternating copies of the input as illustrated in Figure 20-2. This alternation creates the push-pull effect required for driving some transformer-based power supply designs.


The push-pull sequencer is reset whenever EN = 0 or if an auto-shutdown event occurs. The sequencer is clocked by the first input pulse, and the first output appears on CWGxA.

The unused outputs CWGxC and CWGxD drive copies of CWGxA and CWGxB, respectively, but with polarity controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.

#### 20.1.3 FULL-BRIDGE MODES

In Forward and Reverse Full-Bridge modes, three outputs drive static values while the fourth is modulated by the input data signal. In Forward Full-Bridge mode, CWGxA is driven to its active state, CWGxB and CWGxC are driven to their inactive state, and CWGxD is modulated by the input signal. In Reverse Full-Bridge mode, CWGxC is driven to its active state, CWGxA and CWGxD are driven to their inactive states, and CWGxB is modulated by the input signal. In Full-Bridge mode, the dead-band period is used when there is a switch from forward to reverse or vice-versa. This dead-band control is described in Section 20.5 "Dead-Band Control", with additional details in Section 20.6 "Rising Edge and Reverse Dead Band" and Section 20.7 "Falling Edge and Forward Dead Band".

The mode selection may be toggled between forward and reverse toggling the MODE<0> bit of the CWGxCON0 while keeping MODE<2:1> static, without disabling the CWG module.



R/W-0/0	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0	R/W-0/0	R/W-0/0	R/W-0/0			
ADPSIS	6	ADCRS<2:0>		ADACLR		ADMD<2:0>				
bit 7							bit C			
Legend:										
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, rea	id as '0'				
u = Bit is u	inchanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	OR/Value at all	other Resets			
'1' = Bit is	set	'0' = Bit is clea	ared	HC = Bit is cle	eared by hard	ware				
bit 7		DC Previous Sar								
		<ul> <li>1 = ADFLTR is transferred to ADPREV at start-of-conversion</li> <li>0 = ADRES is transferred to ADPREV at start-of-conversion</li> </ul>								
bit 6-4	ADCRS<2:0	>: ADC Accum	ulated Calcula	tion Right Shift	Select bits					
		ADCRS<2:0>: ADC Accumulated Calculation Right Shift Select bits 111 = Reserved								
	110 = Rese	110 = Reserved								
		101 through 000:								
	If ADMD	If ADMD = 100:								
		Low-pass filter time constant is 2 <sup>ADCRS</sup> , filter gain is 1:1								
		If $ADMD = 001, 010 \text{ or } 011$ :								
	Otherwis	umulated value is right-shifted by ADCRS (divided by 2 <sup>ADCRS</sup> ) <sup>(2)</sup>								
	Bits are i									
bit 3		DC Accumulato	r Clear Comm	and bit						
					er Bit is clear	ed by hardware	2			
		<ul> <li>1 = Initial clear of ADACC, ADAOV, and the sample counter. Bit is cleared by hardware.</li> <li>0 = Clearing action is complete (or not started)</li> </ul>								
bit 2-0	ADMD<2:0>	-: ADC Operatin	g Mode Selec	tion bits <sup>(1)</sup>						
	111 = Rese	rved								
	•									
	•	•								
	•	•								
		101 = Reserved								
		100 = Low-pass Filter mode 011 = Burst Average mode								
		011 – Buist Average mode								
		mulate mode								
	000 <b>= Basic</b>	: (Legacy) mode								
Note 1:	See Table 23-3 fe	or Full mode des	scriptions.							
2:	All results of divis	sions using the A	ADCRS bits ar	e truncated, not	rounded.					

#### REGISTER 23-3: ADCON2: ADC CONTROL REGISTER 2

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			ADUTI	H<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	= Bit is unchanged x = Bit is unknown		own	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ired				

#### REGISTER 23-30: ADUTHH: ADC UPPER THRESHOLD HIGH BYTE REGISTER

bit 7-0 **ADUTH<15:8>**: ADC Upper Threshold MSB. ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

#### REGISTER 23-31: ADUTHL: ADC UPPER THRESHOLD LOW BYTE REGISTER

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | ADUTH   | 1<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADUTH<7:0>**: ADC Upper Threshold LSB. ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
		—	—		MDCHS	S<3:0> <sup>(1)</sup>			
bit 7							bit 0		
Legend:									
R = Readable	hit	M = M/ritabla	bit	II – Unimplor	nented bit, read	1 26 (0)			
		W = Writable bit			,				
u = Bit is unch	langed	x = Bit is unkr	iown	-n/n = value a	at POR and BO	R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-4	Unimplemen	ted: Read as '	o'						
bit 3-0	MDCHS<3:0> Modulator Data High Carrier Selection bits <sup>(1)</sup>								
	1111 = LC4		<b>J</b>						
	1110 = LC3	out							
1101 = LC2_out									
	1100 = LC1	_out							
		011 = NCO output							
	1010 = PWN								
	1001 = PWN								
	1000 = CCP5 output (PWM Output mode only)								
	0111 = CCP4 output (PWM Output mode only)								
	0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only)								
	0100 = CCP1 output (PWM Output mode only)								
	0011 = Reference clock module signal (CLKR)								
	0010 = HFIN								
	0001 = Fost								
	0000 = Pin s	selected by MD	CARHPPS						

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

### 29.0 TIMER2/4/6 MODULE


The Timer2/4/6 modules are 8-bit timers that can operate as free-running period counters or in conjunction with external signals that control start, run, freeze, and reset operation in One-Shot and Monostable modes of operation. Sophisticated waveform control such as pulse density modulation are possible by combining the operation of these timers with other internal peripherals such as the comparators and CCP modules. Features of the timer include:

- 8-bit timer register
- 8-bit period register
- · Selectable external hardware timer Resets
- Programmable prescaler (1:1 to 1:128)
- Programmable postscaler (1:1 to 1:16)
- · Selectable synchronous/asynchronous operation
- Alternate clock sources
- · Interrupt-on-period

- Three modes of operation:
  - Free Running Period
  - One-shot
  - Monostable

See Figure 29-1 for a block diagram of Timer2. See Figure 29-2 for the clock source block diagram.

Note: Three identical Timer2 modules are implemented on this device. The timers are named Timer2, Timer4, and Timer6. All references to Timer2 apply as well to Timer4 and Timer6. All references to T2PR apply as well to T4PR and T6PR.



#### FIGURE 29-1: TIMER2 BLOCK DIAGRAM

#### REGISTER 30-1: CCPxCON: CCPx CONTROL REGISTER (CONTINUED)

- bit 3-0
- MODE<3:0>: CCPx Mode Select bits<sup>(1)</sup>
  - 1111 = PWM mode 1110 = Reserved
  - 1101 = Reserved
  - 1100 = Reserved
  - 1011 = Compare mode: output will pulse 0-1-0; Clears TMR1
  - 1010 = Compare mode: output will pulse 0-1-0
  - 1001 = Compare mode: clear output on compare match
  - 1000 = Compare mode: set output on compare match
  - 0111 = Capture mode: every 16th rising edge of CCPx input
  - 0110 = Capture mode: every 4th rising edge of CCPx input
  - 0101 = Capture mode: every rising edge of CCPx input
  - 0100 = Capture mode: every falling edge of CCPx input
  - 0011 = Capture mode: every edge of CCPx input
  - 0010 = Compare mode: toggle output on match
  - 0001 = Compare mode: toggle output on match; clear TMR1
  - 0000 = Capture/Compare/PWM off (resets CCPx module)
- **Note 1:** All modes will set the CCPxIF bit, and will trigger an ADC conversion if CCPx is selected as the ADC trigger source.

#### 33.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUD1CON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Figure 33-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 33-1. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 33.3.3 "Auto-Wake-up on Break").
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

#### TABLE 33-1: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

#### 0000h XXXXh 001Ch **BRG** Value Edge #5 Edge #1 Edge #2 Edge #3 Edge #4 bit 0 bit 1 bit 2 bit 3 bit 5 bit 6 bit 7 RX pin Start bit 4 Stop bit Auto Cleared Set by User ABDEN bit RCIDL RCIF bit (Interrupt) Read RCREG SPBRGL XXh 1Ch XXh 00h SPBRGH Note 1: The ABD sequence requires the EUSART module to be configured in Asynchronous mode.

#### FIGURE 33-6: AUTOMATIC BAUD RATE CALIBRATION

#### 33.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note:	If the device is configured as a slave and
	the TX/CK function is on an analog pin, the
	corresponding ANSEL bit must be cleared.

#### 33.4.1.7 Receive Overrun Error


The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RC1STA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART.

#### 33.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RC1STA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RC1STA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.


## 33.4.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RC1STA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART.




#### FIGURE 33-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)









## 39.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- · Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB X SIM Software Simulator
- · Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

#### 39.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker