

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18855t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RA0 2 17 19 19 ANA0 - - Clino- C2INO- C2INO- - - - - - - - - - - - - - - - Clino- - IOCA0 - IOCA0 - IOCA0 - IOCA0 - - IOCA0 IOCA0 IOCA0 IOCA0	O/i	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	ADC	Voltage Reference	DAC	Comparators	Zero-Cross Detect	MSSP (SPI/I ² C)	EUSART	WSQ	Timers/SMT	CCP and PWM	CWG	CLC	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
Image: Region of the state of the	RA0	2	17	19	19	ANA0		_		—	_		—	-	_	—		—		IOCA0	_
Image: Section of the secting definition of the section of	RA1	3	18	20	20	ANA1		—			_		—	_	_	—	CLCIN1 ⁽¹⁾	—		IOCA1	_
RA4 6 21 23 ANA4 - - - - - MDCARH ⁽¹⁾ TOCKI ⁽¹⁾ CCP5 ⁽¹⁾ - - - IOCA4 - RA5 7 22 24 24 ANA5 - - - - SS1 ⁽¹⁾ - MDSRC ⁽¹⁾ - - - - - IOCA4 - RA6 14 29 33 31 ANA6 - - - - - MDSRC ⁽¹⁾ - - - - - IOCA6 OCCA5 CLKOUT RA7 13 28 32 30 ANA7 - - - - - - - - - - IOCA7 OSC1 RB0 33 8 9 8 ANB0 - I CliN1+ ZCD SS2 ⁽¹⁾ - - - CPC4 ⁽¹⁾ CWG1IN ⁽¹⁾ - - INT ⁽¹⁾ ICLKN RB1 34 9 10 9 ANB1 -	RA2	4	19	21	21	ANA2	VREF-	DAC1OUT1						_	-	—	—			IOCA2	_
RA5 7 22 24 ANA5 - - - - SS1 ⁽¹⁾ - MDSRC ⁽¹⁾ - - - - 0CA5 - RA6 14 29 33 31 ANA6 -	RA3	5	20	22	22	ANA3	VREF+	-	C1IN1+	—	-	—	MDCARL ⁽¹⁾		_	—	_	—	_	IOCA3	—
RA6 14 29 33 31 ANA6 -	RA4	6	21	23	23	ANA4	—	-	_	-		-	MDCARH ⁽¹⁾	T0CKI ⁽¹⁾	CCP5 ⁽¹⁾	—	_	—	—	IOCA4	—
RA7 13 28 32 30 ANA7	RA5	7	22	24	24	ANA5	—	-	_	-	SS1 ⁽¹⁾	_	MDSRC ⁽¹⁾	_	-	—	_	_	_	IOCA5	—
RB0 33 8 9 8 ANB0 - C2IN1+ ZCD SS2(1) - - CCP4(1) CWG1IN(1) - - INT(1) ICCB0 - ICLKIN RB1 34 9 10 9 ANB1 - C1IN3- C2IN3- - SCL2(3.4) SCK2(1) - - - CWG3IN(1) - - - ICLKIN RB2 35 10 11 10 ANB2 - C1IN3- C2IN3- - SCL2(3.4) SCL2(3.4) -	RA6	14	29	33	31	ANA6		—			—		-			—	—	_		IOCA6	OSC2 CLKOUT
RB1 34 9 10 9 ANB1 C1IN3- C2IN3- SCL2 ^(3,4) SCK2 ⁽¹⁾ CWG2IN ⁽¹⁾ IOCB0 RB2 35 10 11 10 ANB2 C1IN3- C2IN3- SCL2 ^(3,4) SCK2 ⁽¹⁾ CWG2IN ⁽¹⁾ IOCB0 RB2 35 10 11 10 ANB2 CWG3IN ⁽¹⁾ IOCB0 RB3 36 11 12 11 ANB3 IOCB1 IOCB2 RB4 37 12 14 14 ANB4 ADCACT ⁽¹⁾ TG6 ⁽¹⁾ SMTSIG2 ⁽¹⁾ IOCB3 RB5 38 13 15 16 ANB6 </td <td>RA7</td> <td>13</td> <td>28</td> <td>32</td> <td>30</td> <td>ANA7</td> <td>-</td> <td>—</td> <td>_</td> <td>_</td> <td></td> <td> </td> <td>—</td> <td>_</td> <td></td> <td></td> <td>—</td> <td>—</td> <td> </td> <td></td> <td>OSC1 CLKIN</td>	RA7	13	28	32	30	ANA7	-	—	_	_			—	_			—	—			OSC1 CLKIN
Image: Normal Section Image: Normal Sec	RB0	33	8	9	8	ANB0		—	C2IN1+	ZCD			—	_	CCP4 ⁽¹⁾		—	—			—
RB3 36 11 12 11 ANB3 C1IN2- C2IN2-	RB1	34	9	10	9	ANB1	l	_			SCL2 ^(3,4) SCK2 ⁽¹⁾	l	_				—	_		IOCB1	_
Image: Note of the state o	RB2	35	10	11	10	ANB2		_			SDA2 ^(3,4) SDI2 ⁽¹⁾	l	_			CWG3IN ⁽¹⁾	—	_		IOCB2	_
Image: Non-Structure ADCACT ⁽¹⁾ Image: Non-Structure ADCACT ⁽¹⁾ Image: Non-Structure Image: Non-Struct	RB3	36	11	12	11	ANB3		Ι			Ι		_	_	-	—	—			IOCB3	—
RB6 39 14 16 16 ANB6 - - - - - - - - ICCB6 ICSPCLK	RB4	37	12	14	14	ANB4 ADCACT ⁽¹⁾	_	—	—	_	—	—	-	T5G ⁽¹⁾ SMTWIN2 ⁽¹⁾	_	—	—	—	_	IOCB4	—
	RB5	38	13	15	15	ANB5	1	—	_	_	—	-	—	T1G ⁽¹⁾ SMTSIG2 ⁽¹⁾	CCP3(1)	—	—	—	1	IOCB5	_
RB7 40 15 17 17 ANB7 — DAC10UT2 — — — T6IN ⁽¹⁾ — — CLCIN3 ⁽¹⁾ — — IOCB7 ICSPDAT	RB6	39	14	16	16	ANB6	—	—	—	_	—	—	—	—	—	—			—	IOCB6	ICSPCLK
	RB7	40	15	17	17	ANB7	-	DAC10UT2	-	—	—	_	—	T6IN ⁽¹⁾	—	—	CLCIN3 ⁽¹⁾	—	-	IOCB7	ICSPDAT

TABLE 3: 40/44-PIN ALLOCATION TABLE (PIC16F18875)

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which port pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels.; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMbus input buffer thresholds.

TABLE 3-11: PIC16(L)F18875 MEMORY MAP, BANK 30

TADLE J-II.			, DANK 30	
	Bank 30		Bank 30	
F0Ch	—	F40h	CCDNA	F64h
F0Dh	_	F41h	CCDPA	F65h
F0Eh	—	F42h	_	F66h
F0Fh	—	F43h	ANSELB	F67h
F10h	RA0PPS	F44h	WPUB	F68h
F11h	RA1PPS	F45h	ODCONB	F69h
F12h	RA2PPS	F46h	SLRCONB	F6Ah
F13h	RA3PPS	F47h	INLVLB	F6Bh
F14h	RA4PPS	F48h	IOCBP	F6Ch
F15h	RA5PPS	F49h	IOCBN	F6Dh
F16h	RA6PPS	F4Ah	IOCBF	F6Eh
F17h	RA7PPS	F4Bh	CCDNB	F6Fh
F18h	RB0PPS	F4Ch	CCDPB	
F19h	RB1PPS	F4Dh	_	
F1Ah	RB2PPS	F4Eh	ANSELC	
F1Bh	RB3PPS	F4Fh	WPUC	
F1Ch	RB4PPS	F50h	ODCONC	
F1Dh	RB5PPS	F51h	SLRCONC	
F1Eh	RB6PPS	F52h	INLVLC	
F1Fh	RB7PPS	F53h	IOCCP	
F20h	RC0PPS	F54h	IOCCN	
F21h	RC1PPS	F55h	IOCCF	
F22h	RC2PPS	F56h	CCDNC	
F23h	RC3PPS	F57h	CCDPC	
F24h	RC4PPS	F58h	—	
F25h	RC5PPS	F59h	ANSELD	
F26h	RC6PPS	F5Ah	WPUD	
F27h	RC7PPS	F5Bh	ODCOND	
F28h		F5Ch	SLRCOND	
	—	F5Dh	INLVLD	
F37h		F5Eh	—	
F38h	ANSELA	F5Fh	_	
F39h	WPUA	F60h		
F3Ah	ODCONA	F61h	CCDND	
F3Bh	SLRCONA	F62h	CCDPD	
F3Ch	INLVLA	F63h	_	
F3Dh	IOCAP			
F3Eh	IOCAN			
F3Fh	IOCAF			

F64h	ANSELE
F65h	WPUE
F66h	ODCONE
F67h	SLRCONE
-68h	INLVLE
F69h	IOCEP
-6Ah	IOCEN
-6Bh	IOCEF
-6Ch	CCDNE
-6Dh	CCDPE
-6Eh	_
-6Fh	—

Bank 30

Legend:

= Unimplemented data memory locations, read as '0'.

Address	Name	PIC16(L)F18855 PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 29	(Continued)											
EBAh	MDSRCPPS		—	_	_			MDSRCPPS<4:0>			0 0101	u uuuu
EBBh	CLCIN0PPS		_	—	—			0 0000	u uuuu			
EBCh	CLCIN1PPS		_	—	—			0 0001	u uuuu			
EBDh	CLCIN2PPS		_	_	—			0 1110	u uuuu			
EBEh	CLCIN3PPS		_	—	—			CLCIN3PPS<4:0>			0 1111	u uuuu
EBFh	—	—			•	U	Inimplemented				—	_
EC0h	—	—				U	Unimplemented					_
EC1h	—	—				U	Inimplemented				-	-
EC2h	—	—				U	Inimplemented				-	-
EC3h	ADCACTPPS		_	—	—			ADCACTPPS<4:0>			0 1100	u uuuu
EC4h	—	_				U	Inimplemented				-	-
EC5h	SSP1CLKPPS		_	—	—			SSP1CLKPPS<4:0>			1 0011	u uuuu
EC6h	SSP1DATPPS		_	—	—			SSP1DATPPS<4:0>			1 0100	u uuuu
EC7h	SSP1SSPPS		_	—	—			SSP1SSPPS<4:0>			0 0101	u uuuu
EC8h	SSP2CLKPPS		_	—	—			SSP2CLKPPS<4:0>			0 1001	u uuuu
EC9h	SSP2DATPPS		_	—	—			SSP2DATPPS<4:0>			0 0010	u uuuu
ECAh	SSP2SSPPS		_	—	—			SSP2SSPPS<4:0>			0 1000	u uuuu
ECBh	RXPPS		_	—	—			RXPPS<4:0>			1 0111	u uuuu
ECCh	TXPPS		_	—	—			TXPPS<4:0>			1 0110	u uuuu
ECDh to EEFh	—	—				U	Inimplemented				—	—

TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18855/75 devices only.

2: Unimplemented, read as '1'.

Address	Name	PIC16(L)F18855	PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 30	(Continued)												
F47h	INLVLB			INLVLB7	INLVLB6	INLVLB5	INLVLB4	INLVLB3	INLVLB2	INLVLB1	INLVLB0	1111 1111	1111 1111
F48h	IOCBP			IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	0000 0000	0000 0000
F49h	IOCBN			IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	0000 0000	0000 0000
F4Ah	IOCBF			IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000
F4Bh	CCDNB			CCDNB7	CCDNB6	CCDNB5	CCDNB4	CCDNB3	CCDNB2	CCDNB1	CCDNB0	0000 0000	0000 0000
F4Ch	CCDPB			CCDPB7	CCDPB6	CCDPB5	CCDPB4	CCDPB3	CCDPB2	CCDPB1	CCDPB0	0000 0000	0000 0000
F4Dh	—	-	-				U	nimplemented				—	_
F4Eh	ANSELC			ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	1111 1111	1111 1111
F4Fh	WPUC			WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	0000 0000	0000 0000
F50h	ODCONC			ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	0000 0000	0000 0000
F51h	SLRCONC			SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	1111 1111	1111 1111
F52h	INLVLC			INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	1111 1111	1111 1111
F53h	IOCCP			IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	0000 0000	0000 0000
F54h	IOCCN			IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	0000 0000	0000 0000
F55h	IOCCF			IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	0000 0000	0000 0000
F56h	CCDNC			CCDNC7	CCDNC6	CCDNC5	CCDNC4	CCDNC3	CCDNC2	CCDNC1	CCDNC0	0000 0000	0000 0000
F57h	CCDPC			CCDPC7	CCDPC6	CCDPC5	CCDPC4	CCDPC3	CCDPC2	CCDPC1	CCDPC0	0000 0000	0000 0000
F58h	—	-	-		1		U	nimplemented				—	—
F59h	ANSELD	—	Х	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	1111 1111	1111 1111
F3911	ANGELD	Х	—				U	nimplemented					
FEA b		—	х	WPUD7	WPUD6	WPUD5	WPUD4	WPUD3	WPUD2	WPUD1	WPUD0	0000 0000	0000 0000
F5Ah	WPUD	Х	—				U	nimplemented					
FEDh		—	Х	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000 0000	0000 0000
F5Bh	ODCOND	Х	—				U	nimplemented					

TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Register present on PIC16F18855/75 devices only. Legend:

Note 1:

2: Unimplemented, read as '1'.

6.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

6.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 6-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz-crystal resonators and ceramic resonators. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The RSTOSC bits of Configuration Word 1 determine the type of oscillator that will be used when the device reset, including when it is first powered up.

The internal clock modes, LFINTOSC, HFINTOSC (set at 1 MHz), or HFINTOSC (set at 32 MHz) can be set through the RSTOSC bits.

If an external clock source is selected, the FEXTOSC bits of Configuration Word 1 must be used in conjunction with the RSTOSC bits to select the external clock mode.

The external oscillator module can be configured in one of the following clock modes, by setting the FEXTOSC<2:0> bits of Configuration Word 1:

- 1. ECL External Clock Low-Power mode (below 500 kHz)
- 2. ECM External Clock Medium Power mode (500 kHz to 8 MHz)
- 3. ECH External Clock High-Power mode (above 8 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (between 100 kHz and 4 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (above 4 MHz)

The ECH, ECM, and ECL clock modes rely on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The INTOSC internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 6-1). A wide selection of device clock frequencies may be derived from these clock sources.

6.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (ECH, ECM, ECL mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes).

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase Lock Loop (PLL) that are used to generate internal system clock sources. The High-Frequency Internal Oscillator (HFINTOSC) can produce a range from 1 to 32 MHz. The Low-Frequency Internal Oscillator (LFINTOSC) generates a 31 kHz frequency. The external oscillator block can also be used with the PLL. See **Section 6.2.1.4 "4x PLL"** for more details.

The system clock can be selected between external or internal clock sources via the NOSC bits in the OSCCON1 register. See **Section 6.3** "Clock **Switching**" for additional information.

6.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset
- Write the NOSC<2:0> and NDIV<4:0> bits in the OSCCON1 register to switch the system clock source

See **Section 6.3 "Clock Switching**" for more information.

6.2.1.1 EC Mode


The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 6-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- ECH High power, 4-32 MHz
- ECM Medium power, 0.1-4 MHz
- ECL Low power, 0-0.1 MHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.





6.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 6-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.


HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 6-3 and Figure 6-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

6.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC and Secondary Oscillator).

FIGURE 6-9: FSCM BLOCK DIAGRAM



6.4.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 6-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

6.4.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to the HFINTOSC at 1 MHz clock frequency and sets the bit flag OSFIF of the PIR1 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE1 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation, by writing to the NOSC and NDIV bits of the OSCCON1 register.

6.4.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the NOSC and NDIV bits of the OSCCON1 register. When switching to the external oscillator or PLL, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON1. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSFIF flag will again become set by hardware.

REGISTE R/W-0/0	-	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0			
SCANIE		NVMIE	NCO1IE	0-0	CWG3IE	CWG2IE	CWG1IE			
bit 7			NCOTE		CWG3IE	CWGZIE	bit C			
Legend:										
R = Reada	able bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is u	inchanged	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is	set	'0' = Bit is cle	ared	HS = Hardwa	are set					
bit 7	SCANIE: Sca	anner Interrupt	Enable bit							
		, the scanner ir								
	0 = Disable	s the scanner i	nterrupt							
bit 6		Interrupt Enab								
		the CRC inter								
		s the CRC inte	•							
bit 5		Interrupt Enat		-1						
		sk complete int errupt not enal		a						
bit 4	NCO1IE: NC	O Interrupt Ena	able bit							
		llover interrupt								
		llover interrupt								
bit 3	•	ted: Read as '								
bit 2				nerator (CWG)	3 Interrupt Enat	ole bit				
		nterrupt enable nterrupt disable								
bit 1		-		erator (CMG)	2 Interrupt Enat	ale hit				
		nterrupt is ena								
		nterrupt disable								
bit 0	CWG1IE: Co	mplementary V	Vaveform Ger	nerator (CWG)	2 Interrupt Enat	ole bit				
		nterrupt is ena			-					
	0 = CWG1 i	nterrupt disable	ed							
Note:	Bit PEIE of the IN	TCON register	must be							
	set to enable a	ny peripheral	interrupt							
	controlled by regis	ters PIE1-PIE8	3.							

REGISTER 7-9: PIE7: PERIPHERAL INTERRUPT ENABLE REGISTER 7

U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/	0 R/W/HS-0/0	R/W/HS-0/		
_	—	—	CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF		
oit 7							b		
.egend:									
R = Readable	bit	W = Writable bi	ł	U = Unimpleme	ented bit read	l as '0'			
u = Bit is unch		x = Bit is unkno		•		R/Value at all othe	er Resets		
1' = Bit is set	0	'0' = Bit is clear		HS = Hardware					
bit 7-5	Unimpleme	nted: Read as '0'							
bit 4	CCP5IF: CC	CP5 Interrupt Flag bi	t						
	Value			ССРМ	Mode				
	value	Captu	re	Comp	are	PV	/М		
	1	Capture occurred	offwara)	Compare match o		Output trailing edge			
	0	(must be cleared in s Capture did not occu	,	(must be cleared i Compare match d	,	(must be cleared in Output trailing edge	,		
pit 3		CP4 Interrupt Flag bi				output training ougo			
JIL J			l	ССРМ	Modo				
	Value	Cantu				PWM			
		Captu Capture occurred	re	Compare match o		Output trailing edge			
	1	(must be cleared in s	oftware)	(must be cleared i		(must be cleared in			
	0	O • • • • • • • • • • • • • • • • • • •							
	0	Capture did not occu	r	Compare match d	id not occur	Output trailing edge	did not occur		
pit 2		Capture did not occu		Compare match d	id not occur	Output trailing edge	did not occur		
pit 2	CCP3IF: CC			Compare match d		Output trailing edge	did not occur		
bit 2			t		Mode	Output trailing edge			
bit 2	CCP3IF: CC	CP3 Interrupt Flag bi	t re	CCPM Comp Compare match o	Mode are ccurred	PV Output trailing edge	/M occurred		
pit 2	CCP3IF: CC Value	CP3 Interrupt Flag bi	t re oftware)	CCPM Comp	Mode are ccurred n software)	PW	/M occurred software)		
	CCP3IF: CC Value	CP3 Interrupt Flag bi Capture Capture occurred (must be cleared in s Capture did not occu	t re oftware) r	CCPM Comp Compare match o (must be cleared i	Mode are ccurred n software)	PV Output trailing edge (must be cleared in	/M occurred software)		
	CCP3IF: CC Value 1 CCP2IF: CC	CP3 Interrupt Flag bi Capture occurred (must be cleared in s	t re oftware) r	CCPM Comp Compare match o (must be cleared i	Mode are ccurred n software) id not occur	PV Output trailing edge (must be cleared in	/M occurred software)		
	CCP3IF: CC Value	CP3 Interrupt Flag bi Capture Capture occurred (must be cleared in s Capture did not occu	t re oftware) r	CCPM Compare Compare match o (must be cleared i Compare match d	Mode are ccurred n software) id not occur Mode	PV Output trailing edge (must be cleared in	/M occurred software) did not occur		
	CCP3IF: CC Value 1 0 CCP2IF: CC Value	Capture occurred (must be cleared in s Capture did not occu CP2 Interrupt Flag bi Capture occurred	t re oftware) r t t	CCPM Compare match o (must be cleared i Compare match d CCPM Compare match o	Mode are ccurred n software) id not occur Mode are ccurred	PV Output trailing edge (must be cleared in Output trailing edge PV Output trailing edge	/M occurred software) did not occur /M occurred		
	CCP3IF: CC Value 1 0 CCP2IF: CC Value 1	Capture occurred (must be cleared in s Capture did not occu CP2 Interrupt Flag bi Capture occurred (must be cleared in s	t re oftware) r t re oftware)	CCPM Compare match o (must be cleared i Compare match d CCPM Compare match o (must be cleared i	Mode are ccurred n software) id not occur Mode are ccurred n software)	PV Output trailing edge (must be cleared in Output trailing edge PV Output trailing edge (must be cleared in	/M occurred software) did not occur /M occurred software)		
pit 1	CCP3IF: CC Value 1 0 CCP2IF: CC Value 1 0	Capture occurred (must be cleared in s Capture did not occu CP2 Interrupt Flag bi Capture occurred (must be cleared in s Capture occurred (must be cleared in s Capture did not occu	t re oftware) r t re oftware) r	CCPM Compare match o (must be cleared i Compare match d CCPM Compare match o	Mode are ccurred n software) id not occur Mode are ccurred n software)	PV Output trailing edge (must be cleared in Output trailing edge PV Output trailing edge	/M occurred software) did not occur /M occurred software)		
oit 1	CCP3IF: CC Value 1 0 CCP2IF: CC Value 1 0	Capture occurred (must be cleared in s Capture did not occu CP2 Interrupt Flag bi Capture occurred (must be cleared in s	t re oftware) r t re oftware) r	CCPM Compare match o (must be cleared i Compare match d CCPM Compare match o (must be cleared i Compare match d	Mode are ccurred n software) id not occur Mode are ccurred n software) id not occur	PV Output trailing edge (must be cleared in Output trailing edge PV Output trailing edge (must be cleared in	/M occurred software) did not occur /M occurred software)		
pit 1	CCP3IF: CC Value 1 0 CCP2IF: CC Value 1 0	Capture occurred (must be cleared in s Capture did not occu Capture did not occu CP2 Interrupt Flag bi Capture occurred (must be cleared in s Capture did not occu CP1 Interrupt Flag bi	t re oftware) r t re oftware) r t	CCPM Compare match o (must be cleared i Compare match d CCPM Compare match o (must be cleared i Compare match d	Mode are ccurred n software) id not occur Mode are ccurred n software) id not occur	PV Output trailing edge (must be cleared in Output trailing edge PV Output trailing edge (must be cleared in Output trailing edge	/M occurred software) did not occur /M occurred software) did not occur		
pit 1	CCP3IF: CC Value 1 0 CCP2IF: CC Value 1 0 CCP1IF: CC	Capture occurred (must be cleared in s Capture did not occu CP2 Interrupt Flag bi Capture occurred (must be cleared in s Capture did not occu CP1 Interrupt Flag bi Capture did not occu	t re oftware) r t re oftware) r t	CCPM Compare match o (must be cleared i Compare match d CCPM Compare match o (must be cleared i Compare match d CCPM Compare match d	Mode are ccurred n software) id not occur Mode are ccurred n software) id not occur Mode are	PV Output trailing edge (must be cleared in Output trailing edge PV Output trailing edge (must be cleared in Output trailing edge (must be cleared in Output trailing edge	/M occurred software) did not occur /M occurred software) did not occur		
bit 2 bit 1 bit 0	CCP3IF: CC Value 1 0 CCP2IF: CC Value 1 0 CCP1IF: CC	Capture occurred (must be cleared in s Capture did not occu Capture did not occu CP2 Interrupt Flag bi Capture occurred (must be cleared in s Capture did not occu CP1 Interrupt Flag bi	t re oftware) r t re oftware) r t re oftware) r t t r re re	CCPM Compare match o (must be cleared i Compare match d CCPM Compare match o (must be cleared i Compare match d	Mode are ccurred n software) id not occur Mode are ccurred n software) id not occur Mode are ccurred	PV Output trailing edge (must be cleared in Output trailing edge PV Output trailing edge (must be cleared in Output trailing edge	/M occurred software) did not occur /M occurred software) did not occur		

REGISTER 7-17: PIR6: PERIPHERAL INTERRUPT REQUEST REGISTER 6

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	—		—	—	—	INTEDG	134
PIE0		_	TMR0IE	IOCIE	—	—	—	INTE	135
PIE1	OSFIE	CSWIE		_			ADTIE	ADIE	136
PIE2		ZCDIE		_			C2IE	C1IE	137
PIE3		_	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	138
PIE4		_	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	139
PIR0	_	_	TMR0IF	IOCIF	_	_	—	INTF	144
PIR1	OSFIF	CSWIF		_			ADTIF	ADIF	145
PIR2		ZCDIF		_			C2IF	C1IF	146
PIR3		_	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	147
PIR4		_	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	148
IOCAP	IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	262
IOCAN	IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	262
IOCAF	IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	262
IOCCP	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	264
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	263
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	263
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	263
IOCCN	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	264
IOCCF	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	264
IOCEP		_		_	IOCEP3			_	265
IOCEN		_			IOCEN3			_	265
IOCEF		_			IOCEF3			_	266
STATUS		_		TO	PD	Z	DC	С	38
VREGCON		_		_			VREGPM	Reserved	159
CPUDOZE	IDLEN	DOZEN	ROI	DOE			DOZE<2:0>		160
WDTCON0	_	—		V	VDTPS<4:0	>		SWDTEN	166
IOCEP	—	—	—	—	IOCEP3	—	—	—	265
IOCEN	_	—	—	—	IOCEN3	—	—	—	265
IOCEF	_	_	—	_	IOCEF3	—	—	—	266

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in Power-Down mode.

10.4.7 NVMREG DATA EEPROM MEMORY, USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS

Instead of accessing Program Flash Memory (PFM), the Data EEPROM Memory, the User ID's, Device ID/ Revision ID and Configuration Words can be accessed when NVMREGS = 1 in the NVMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-3.

When read access is initiated on an address outside the parameters listed in Table 10-3, the NVMDATH: NVMDATL register pair is cleared, reading back '0's.



FLASH PROGRAM MEMORY MODIFY




TABLE 10-3:EEPROM, USER ID, DEV/REV ID AND CONFIGURATION WORD ACCESS
(NVMREGS = 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8005h-8006h	Device ID/Revision ID	Yes	No
8007h-800Bh	Configuration Words 1-5	Yes	No
F000h-F0FFh	EEPROM	Yes	Yes

U-0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0			
_	NVMREGS	LWLO	FREE	WRERR ^(1,2,3)	WREN	WR ^(4,5,6)	RD ⁽⁷⁾			
oit 7							bit			
Legend:						(a)				
R = Reada		W = Writable b		U = Unimpleme			. .			
	n only be set	x = Bit is unkno		-n/n = Value at POR and BOR/Value at all other Resets HC = Bit is cleared by hardware						
'1' = Bit is	set	'0' = Bit is clea	red	HC = Bit is clear	ed by hardware	9				
bit 7	Unimplemente	ed: Read as '0'								
bit 6				and Device ID Re	gisters					
bit 5	When FREE = 1 = The next V	WR command up WR command w	odates the write	latch for this word ses	within the row;	no memory opera	ation is initiated			
bit 4	1 = Performs address is	GS:NVMADR po	on with the nex s) to prepare for	t WR command; t writing.	he 32-word pse	eudo-row containii	ng the indicate			
bit 3	This bit is norm 1 = A write op NVMADR	am/Erase Error ally set by hardweration was inte points to a write am or erase ope	vare. rrupted by a Re -protected addr		nlock sequence	e, or WR was writi	ten to one whi			
bit 2	1 = Allows pro	m/Erase Enable ogram/erase cyc ogramming/eras	es	Flash						
bit 1	WR: Write Con <u>When NVMRE(</u> 1 = Initiates ar 0 = NVM prog <u>When NVMRE(</u> 1 = Initiates th	trol bit ^(4,5,6) <u>G:NVMADR poir</u> n erase/program ram/erase opera <u>G:NVMADR poir</u> le operation india ram/erase opera	nts to a EEPRO cycle at the co ation is complete tts to a PFM loc cated by Table 1	M location: responding EEPF and inactive ation: 0-4	ROM location					
bit 0	bit is clear	read at address	eration is comple	nd loads data to N ete. The bit can or iive						
Note 1: 2: 3: 4: 5: 6: 7:	Bit is undefined while Bit must be cleared b Bit may be written to This bit can only be s Operations are self-ti Once a write operatic Reading from EEPR(by software; hard '1' by software i set by following t imed, and the W on is initiated, se	ware will not cle n order to imple he unlock seque R bit is cleared tting this bit to z	ear this bit. ment test sequen ence of Section 1 by hardware whe ero will have no e	ces. 0.4.2 "NVM Un n complete.					

REGISTER 10-5: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

7: Reading from EEPROM loads only NVMDATL<7:0> (Register 10-1).

u = Bit is unchanged x = Bit is unknown				-n/n = Value at POR and BOR/Value at all other Resets						
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'						
Legend:										
							DILU			
bit 7				1 1			bit 0			
WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			

REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

'0' = Bit is cleared

bit 7-0 WPUA<7:0>: Weak Pull-up Register bits⁽¹⁾ 1 = Pull-up enabled 0 = Pull-up disabled

'1' = Bit is set

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 12-7: ODCONA: PORTA OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCA7 | ODCA6 | ODCA5 | ODCA4 | ODCA3 | ODCA2 | ODCA1 | ODCA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ODCA<7:0>: PORTA Open-Drain Enable bits

For RA<7:0> pins, respectively

- 1 = Port pin operates as open-drain drive (sink current only)
- 0 = Port pin operates as standard push-pull drive (source and sink current)

12.11 Register Definitions: PORTD

REGISTER 12-32: PORTD: PORTD REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
bit 7 bit							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **RD<7:0>**: PORTD I/O Value bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTD are actually written to corresponding LATD register. Reads from PORTD register is return of actual I/O pin values.

REGISTER 12-33: TRISD: PORTD TRI-STATE REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 |
| bit 7 | | • | • | • | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TRISD<7:0>**: TRISD I/O Value bits 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

REGISTER 18-3: CMxNSEL: COMPARATOR Cx NEGATIVE INPUT SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	_	—	—		NCH<2:0>	
bit 7							bit 0

Legend:

Logona.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2	Unimplemented: Read as '0'

bit 2-0 NCH<2:0>: Comparator Negative Input Channel Select bits

- 111 = CxVN connects to AVss
 - 110 = CxVN connects to FVR Buffer 2
 - 101 = CxVN unconnected
 - 100 = CxVN unconnected
 - 011 = CxVN connects to CxIN3- pin
- 010 = CxVN connects to CxIN2- pin
- 001 = CxVN connects to CxIN1- pin
- 000 = CxVN connects to CxIN0- pin

REGISTER 18-4: CMxPSEL: COMPARATOR Cx POSITIVE INPUT SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	—	—	—		PCH<2:0>	
bit 7				•			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 5-3 PCH<2:0>: Comparator Positive Input Channel Select bits

- 111 = CxVP connects to AVss
- 110 = CxVP connects to FVR Buffer 2
- 101 = CxVP connects to DAC output
- 100 = CxVP unconnected
- 011 = CxVP unconnected
- 010 = CxVP unconnected
- 001 = CxVP connects to CxIN1+ pin
- 000 = CxVP connects to CxIN0+ pin

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
OVRD	OVRC	OVRB	OVRA	STRD ⁽²⁾	STRC ⁽²⁾	STRB ⁽²⁾	STRA ⁽²⁾		
bit 7	01110	01118	oviet	onte	01110	01110	bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on condit	ion			
bit 7	OVRD: Steer	OVRD: Steering Data D bit							
bit 6	OVRC: Steer	OVRC: Steering Data C bit							
bit 5	OVRB: Steer	OVRB: Steering Data B bit							
bit 4	OVRA: Steer	ing Data A bit							
bit 3	STRD: Steeri	TRD: Steering Enable D bit ⁽²⁾							
	1 = CWGxD output has the CWGx_data waveform with polarity control from POLD bit								
	0 = CWGxD output is assigned the value of OVRD bit								
bit 2		ng Enable C bi							
		output has the output is assigi			polarity control	from POLC bit			
bit 1	STRB: Steeri	ng Enable B bi	(2)						
		 1 = CWGxB output has the CWGx_data waveform with polarity control from POLB bit 0 = CWGxB output is assigned the value of OVRB bit 							
bit 0	STRA: Steeri	ng Enable A bi	(2)						
		 CWGxA output has the CWGx_data waveform with polarity control from POLA bit CWGxA output is assigned the value of OVRA bit 							
Note 1: Th	e bits in this re	gister apply onl	y when MOD	E<2:0> = 00x.					

REGISTER 20-7: CWGxSTR: CWGx STEERING CONTROL REGISTER⁽¹⁾

2: This bit is effectively double-buffered when MODE<2:0> = 001.

31.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULES

31.1 MSSP Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

The SPI interface supports the following modes and features:

- Master mode
- · Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 31-1 is a block diagram of the SPI interface module.





31.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into IDLE mode (Figure 31-30).

31.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

31.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 31-31).

31.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 31-30: ACKNOWLEDGE SEQUENCE WAVEFORM






FIGURE 31-31: STOP CONDITION RECEIVE OR TRANSMIT MODE










FIGURE 37-18: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)

