

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18875-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 4-3: CONFIG3: CONFIGURATION WORD 3: WINDOWED WATCHDOG (CONTINUED)

bit 4-0 WDTCPS<4:0>: WDT Period Select bits

		Coffmana control			
WDTCPS	Value	Divider R	atio	Typical time out (Fɪʌ = 31 kHz)	of WDTPS?
11110	11110	4.00	05		N
 10011	 10011	1:32	20	1 ms	NO
10010	10010	1:8388608	2 ²³	256 s	
10001	10001	1:4194304	2 ²²	128 s	
10000	10000	1:2097152	2 ²¹	64 s	
01111	01111	1:1048576	2 ²⁰	32 s	
01110	01110	1:524299	2 ¹⁹	16 s	
01101	01101	1:262144	2 ¹⁸	8 s	
01100	01100	1:131072	2 ¹⁷	4 s	
01011	01011	1:65536	2 ¹⁶	2 s	
01010	01010	1:32768	2 ¹⁵	1 s	
01001	01001	1:16384	2 ¹⁴	512 ms	No
01000	01000	1:8192	2 ¹³	256 ms	
00111	00111	1:4096	2 ¹²	128 ms	
00110	00110	1:2048	2 ¹¹	64 ms	
00101	00101	1:1024	2 ¹⁰	32 ms	
00100	00100	1:512	2 ⁹	16 ms	
00011	00011	1:256	2 ⁸	8 ms	
00010	00010	1:128	2 ⁷	4 ms]
00001	00001	1:64	2 ⁶	2 ms	
00000	00000	1:32	2 ⁵	1 ms	

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
—	—	TMR0IE	IOCIE	_	—	—	INTE
bit 7							bit 0
Legend:							
R = Readable I	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
u = Bit is uncha	anged	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Rese			ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardware set			

REGISTER 7-2: PIE0: PERIPHERAL INTERRUPT ENABLE REGISTER 0

bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt
	0 = Disables the TMRU Interrupt
bit 4	 IOCIE: Interrupt-on-Change Interrupt Enable bit 1 = Enables the IOC change interrupt 0 = Disables the IOC change interrupt
bit 3-1	Unimplemented: Read as '0'
bit 0	 INTE: INT External Interrupt Flag bit⁽¹⁾ 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt

Unimplemented: Read as '0'

bit 7-6

Note 1: The External Interrupt GPIO pin is selected by INTPPS (Register 13-1).

Note:	Bit PEIE of the INTCON register must be
	set to enable any peripheral interrupt
	controlled by PIE1-PIE8. Interrupt sources
	controlled by the PIE0 register do not
	require PEIE to be set in order to allow
	interrupt vectoring (when GIE is set).

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
_	_	SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF
bit 7				•			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unchanged x = Bit is unknown -n/			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared HS = Hardware set					

REGISTER 7-20: PIR8: PERIPHERAL INTERRUPT REQUEST REGISTER 8

bit 7-6	Unimplemented: Read as '0'.
bit 5	SMT2PWAIF: SMT2 Pulse Width Acquisition Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	SMT2PRAIF: SMT2 Period Acquisition Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	SMT2IF: SMT2 Overflow Interrupt Flag bit
	1 = An SMT overflow event has occurred (must be cleared in software)
	0 = No overflow event detected
bit 2	SMT1PWAIF: SMT1 Pulse Width Acquisition Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 1	SMT1PRAIF: SMT1 Period Acquisition Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 0	SMT1IF: SMT1 Overflow Interrupt Flag bit
	1 = An SMT overflow event has occurred (must be cleared in software)
	0 = No overflow event detected

Note:	Interrupt flag bits are set when an interrupt							
	condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE, of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

8.0 POWER-SAVING OPERATION MODES

The purpose of the Power-Down modes is to reduce power consumption. There are two Power-Down modes: DOZE mode and Sleep mode.

8.1 DOZE Mode

DOZE mode allows for power saving by reducing CPU operation and program memory (PFM) access, without affecting peripheral operation. DOZE mode differs from Sleep mode because the system oscillators continue to

operate, while only the CPU and PFM are affected. The reduced execution saves power by eliminating unnecessary operations within the CPU and memory.

When the Doze Enable (DOZEN) bit is set (DOZEN = 1), the CPU executes only one instruction cycle out of every N cycles as defined by the DOZE<2:0> bits of the CPUDOZE register. For example, if DOZE<2:0> = 100, the instruction cycle ratio is 1:32. The CPU and memory execute for one instruction cycle and then lay idle for 31 instruction cycles. During the unused cycles, the peripherals continue to operate at the system clock speed.



8.1.1 DOZE OPERATION

The Doze operation is illustrated in Figure 8-1. For this example:

- Doze enable (DOZEN) bit set (DOZEN = 1)
- DOZE<2:0> = 001 (1:4) ratio
- Recover-on-Interrupt (ROI) bit set (ROI = 1)

As with normal operation, the PFM fetches for the next instruction cycle. The Q-clocks to the peripherals continue throughout.

8.1.2 INTERRUPTS DURING DOZE

If an interrupt occurs and the Recover-On-Interrupt bit is clear (ROI = 0) at the time of the interrupt, the Interrupt Service Routine (ISR) continues to execute at the rate selected by DOZE<2:0>. Interrupt latency is extended by the DOZE<2:0> ratio.

If an interrupt occurs and the ROI bit is set (ROI = 1) at the time of the interrupt, the DOZEN bit is cleared and the CPU executes at full speed. The prefetched instruction is executed and then the interrupt vector sequence is executed. In Figure 8-1, the interrupt occurs during the 2nd instruction cycle of the Doze period, and immediately brings the CPU out of Doze. If the Doze-On-Exit (DOE) bit is set (DOE = 1) when the RETFIE operation is executed, DOZEN is set, and the CPU executes at the reduced rate based on the DOZE<2:0> ratio.

8.2 Sleep Mode

Sleep mode is entered by executing the SLEEP instruction, while the Idle Enable (IDLEN) bit of the CPUDOZE register is clear (IDLEN = 0). If the SLEEP instruction is executed while the IDLEN bit is set (IDLEN = 1), the CPU will enter the IDLE mode (Section 8.2.3 "Low-Power Sleep Mode").

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running if enabled for operation during Sleep
- 2. The PD bit of the STATUS register is cleared
- 3. The $\overline{\text{TO}}$ bit of the STATUS register is set
- 4. The CPU clock is disabled
- 5. 31 kHz LFINTOSC, HFINTOSC and SOSC are unaffected and peripherals using them may continue operation in Sleep.
- Timer1 and peripherals that use it continue to operate in Sleep when the Timer1 clock source selected is:
 - LFINTOSC
 - T1CKI
 - Secondary Oscillator
- 7. ADC is unaffected if the dedicated FRC oscillator is selected
- 8. I/O ports maintain the status they had before Sleep was executed (driving high, low, or high-impedance)
- 9. Resets other than WDT are not affected by Sleep mode

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using any oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 25.0 "5-Bit Digital-to-Analog Converter (DAC1) Module" and 16.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

8.2.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled.
- 2. BOR Reset, if enabled.
- 3. POR Reset.
- 4. Watchdog Timer, if enabled.
- 5. Any external interrupt.
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information).

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 5.11 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

REGISTER 9-3: WDTPSL: WDT PRESCALE SELECT LOW BYTE REGISTER (READ-ONLY)

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
			PSCNT	<7:0> ⁽¹⁾			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is unchange	d	x = Bit is unknown		-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 **PSCNT<7:0>**: Prescale Select Low Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

REGISTER 9-4: WDTPSH: WDT PRESCALE SELECT HIGH BYTE REGISTER (READ-ONLY)

14-0/0	R-0/0							
PSCNT<15:8> ⁽¹⁾								
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PSCNT<15:8>**: Prescale Select High Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

REGISTER 9-5: WDTTMR: WDT TIMER REGISTER (READ-ONLY)

U-0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
—	WDTTMR<3:0>			STATE	PSCNT<	:17:16> ⁽¹⁾	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '0'

bit 6-3 WDTTMR<3:0>: Watchdog Timer Value bits

bit 2 STATE: WDT Armed Status bit

1 = WDT is armed

0 = WDT is not armed

bit 1-0 **PSCNT<17:16>**: Prescale Select Upper Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

REGISTER 11-3: CRCDATH: CRC DATA HIGH BYTE REGISTER

R/W-xx	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			DAT<	<15:8>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	,	
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at F	POR and BOR/Valu	ue at all other Rese	ts
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 DAT<15:8>: CRC Input/Output Data bits

REGISTER 11-4: CRCDATL: CRC DATA LOW BYTE REGISTER

R/W-xx	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			DAT	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit			nted hit read as 'O'		

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

DAT<7:0>: CRC Input/Output Data bits Writing to this register fills the shifter.

REGISTER 11-5: CRCACCH: CRC ACCUMULATOR HIGH BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ACC	<15:8>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit	it U = Unimplemented bit, read as '0'				
u = Bit is unchange	d	x = Bit is unknown		-n/n = Value at F	POR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 ACC<15:8>: CRC Accumulator Register bits

Writing to this register writes to the CRC accumulator register. Reading from this register reads the CRC accumulator.

REGISTER 11-6: CRCACCL: CRC ACCUMULATOR LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
	ACC<7:0>									
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

ACC<7:0>: CRC Accumulator Register bits

Writing to this register writes to the CRC accumulator register through the CRC write bus. Reading from this register reads the CRC accumulator.

REGISTER 12-25: ANSELC: PORTC ANALOG SELECT REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | ANSC1 | ANSC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ANSC<7:0>: Analog Select between Analog or Digital Function on Pins RC<7:0>, respectively⁽¹⁾ 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

REGISTER 12-26: WPUC: WEAK PULL-UP PORTC REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUC7 | WPUC6 | WPUC5 | WPUC4 | WPUC3 | WPUC2 | WPUC1 | WPUC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits⁽¹⁾

- 1 = Pull-up enabled
- 0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
OVRD	OVRC	OVRB	OVRA	STRD ⁽²⁾	STRC ⁽²⁾	STRB ⁽²⁾	STRA ⁽²⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Value de	pends on condit	ion	
bit 7	OVRD: Steer	ring Data D bit					
bit 6	OVRC: Steer	ring Data C bit					
bit 5	OVRB: Steer	ing Data B bit					
bit 4	OVRA: Steer	ring Data A bit					
bit 3	STRD: Steer	ing Enable D bi	t ⁽²⁾				
	1 = CWGxD	output has the	CWGx_data	waveform with	polarity control	from POLD bit	
	0 = CWGxD	output is assig	ned the value	of OVRD bit			
bit 2	STRC: Steer	ing Enable C bi	t ⁽²⁾				
	1 = CWGxC 0 = CWGxC	output has the	CWGx_data v ned the value	waveform with of OVRC bit	polarity control	from POLC bit	
bit 1	STRB: Steer	ing Enable B bi	t(2)				
	1 = CWGxB	output has the	CWGx_data	waveform with	polarity control	from POLB bit	
	0 = CWGxB	output is assign	ned the value	of OVRB bit			
bit 0	STRA: Steer	ing Enable A bi	t ⁽²⁾				
	1 = CWGxA	output has the	CWGx_data	waveform with	polarity control	from POLA bit	
	0 = CWGxA	output is assig	ned the value	of OVRA bit			
Note 1: T	he bits in this re	gister apply on	y when MOD	E<2:0> = 00x.			

REGISTER 20-7: CWGxSTR: CWGx STEERING CONTROL REGISTER⁽¹⁾

2: This bit is effectively double-buffered when MODE<2:0> = 001.

R-0/0	R-0/0	R-0/0	R/C/HS-0/0	U-0	R-0/0	R-0/0	R-0/0
ADAOV	ADUTHR	ADLTHR	ADMATH	_	1.0,0	ADSTAT<2:0>	11 0/0
bit 7					I		bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpler	nented bit, re	ad as '0'	
u = Bit is u	nchanged	x = Bit is unk	nown	-n/n = Value a	at POR and B	OR/Value at all ot	her Resets
'1' = Bit is s	set	'0' = Bit is cle	ared				
bit 7	ADAOV: ADC 1 = ADC accu 0 = ADC accu	C Computation umulator or AD umulator and A	Overflow bit ERR calculatio	on have overflo tion have not o	wed verflowed		
bit 6	it 6 ADUTHR: ADC Module Greater-than Upper Threshold Flag bit 1 = ADERR > ADUTH 0 = ADERR <aduth< td=""><td></td></aduth<>						
bit 5	5 ADLTHR: ADC Module Less-than Lower Threshold Flag bit 1 = ADERR <adlth 0 = ADERR>ADI TH</adlth 						
bit 4	bit 4 ADMATH: ADC Module Computation Status bit 1 = Registers ADACC, ADFLTR, ADUTH, ADLTH and the ADAOV bit are updating or have already updated 0 = Associated registers/bits have not changed since this bit was last cleared						ve already
bit 3	Unimplemen	ted: Read as	0'				
bit 2-0 ADSTAT<0:2>: ADC Module Cycle Multistage Status bits ⁽¹⁾ 111 = ADC module is in 2 nd conversion stage 110 = ADC module is in 2 nd acquisition stage 101 = ADC module is in 2 nd precharge stage 100 = Not used 011 = ADC module is in 1 st conversion stage 010 = ADC module is in 1 st acquisition stage 010 = ADC module is in 1 st precharge stage 001 = ADC module is in 1 st precharge stage 000 = ADC module is not converting							
Note 1:	If ADOSC=1, and	Fosc <frc, th="" the<=""><th>ese bits may be</th><th>e invalid.</th><th></th><th></th><th></th></frc,>	ese bits may be	e invalid.			

REGISTER 23-5: ADSTAT: ADC THRESHOLD REGISTER

© 2015-2017 Microchip Technology Inc.

REGISTER	24-2:	NCO	1CLK: NCO1	INPUT CLO	CK CONTRO		2	
R/W-0/0	R/W	/-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
	N1PWS	<2:0> ⁽¹	,2)	_	—		N1CKS<2:0>	
bit 7								bit 0
Legend:								
R = Readable bit W = Writable			bit	U = Unimplen	nented bit, rea	d as '0'		
u = Bit is und	changed		x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is se	et		'0' = Bit is cle	ared				
bit 7-5	N1PW 111 = 110 = 101 = 011 = 010 = 001 = 000 =	S<2:0 NCO NCO NCO NCO NCO NCO NCO NCO	 NCO1 Output output is active 	t Pulse Width ve for 128 input ve for 64 input ve for 32 input ve for 16 input ve for 8 input o ve for 4 input o ve for 2 input o ve for 1 input o	Select bits ^(1,2) It clock periods clock periods clock periods clock periods clock periods clock periods clock periods clock periods			
bit 4-3	Unim	plemen	ted: Read as '	D'				
bit 2-0	N1CK 110 = 111 = 101 = 100 = 011 = 010 = 001 = 000 =	S<2:0> Reserv LC4_0 LC3_0 LC2_0 LC1_0 HFINT FOSC	NCO1 Clock ved ut ut ut ut OSC	Source Select	bits			

- **Note 1:** N1PWS applies only when operating in Pulse Frequency mode.
 - 2: If NCO1 pulse width is greater than NCO1 overflow period, operation is undefined.



FIGURE 25-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
TMR0L	L Holding Register for the Least Significant Byte of the 16-bit TMR0 Register								
TMR0H	Holding Register for the Most Significant Byte of the 16-bit TMR0 Register							404*	
T0CON0	T0EN	—	TOOUT	T0OUT T016BIT T0OUTPS<3:0>					407
T0CON1		T0CS<2:0>		T0ASYNC T0CKPS<3:0>					408
TOCKIPPS	—	—	_	- T0CKIPPS<3:0>					249
TMR0PPS	—	—	_	TMR0PPS<4:0>					249
ADACT	—	—	_	ADACT<4:0>					359
CLCxSELy	—	—	-	LCxDyS<4:0>				329	
T1GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	—	—	420
INTCON	GIE	PEIE	_	_	—	—	—	INTEDG	134
PIR0	—	—	TMR0IF	IOCIF	—	—	—	INTF	144
PIE0	—	—	TMR0IE	IOCIE	—	—	_	INTE	135

TABLE 27-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

- = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module. Legend: *

Page with Register information.

FIGURE 28-1: TIMER1 BLOCK DIAGRAM



29.5.4 LEVEL-TRIGGERED HARDWARE LIMIT MODE

In the Level-Triggered Hardware Limit Timer modes the counter is reset by high or low levels of the external signal TMRx_ers, as shown in Figure 29-7. Selecting MODE<4:0> = 00110 will cause the timer to reset on a low level external signal. Selecting MODE<4:0> = 00111 will cause the timer to reset on a high level external signal. In the example, the counter is reset while TMRx_ers = 1. ON is controlled by BSF and BCF instructions. When ON = 0 the external signal is ignored.

When the CCP uses the timer as the PWM time base then the PWM output will be set high when the timer starts counting and then set low only when the timer count matches the CCPRx value. The timer is reset when either the timer count matches the PRx value or two clock periods after the external Reset signal goes true and stays true.

The timer starts counting, and the PWM output is set high, on either the clock following the PRx match or two clocks after the external Reset signal relinquishes the Reset. The PWM output will remain high until the timer counts up to match the CCPRx pulse width value. If the external Reset signal goes true while the PWM output is high then the PWM output will remain high until the Reset signal is released allowing the timer to count up to match the CCPRx value.





32.6.3 PERIOD AND DUTY-CYCLE MODE

In Duty-Cycle mode, either the duty cycle or period (depending on polarity) of the SMTx_signal can be acquired relative to the SMT clock. The CPW register is updated on a falling edge of the signal, and the CPR register is updated on a rising edge of the signal, along with the SMTxTMR resetting to 0x0001. In addition, the SMTxGO bit is reset on a rising edge when the SMT is in Single Acquisition mode. See Figure 32-6 and Figure 32-7.



FIGURE 32-8: HIGH AND LOW MEASURE MODE REPEAT ACQUISITION TIMING DIAGRAM

PIC16(L)F18855/75

REGISTER 33-4: RC1REG⁽¹⁾: RECEIVE DATA REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RC1RE	G<7:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 RC1REG<7:0>: Lower eight bits of the received data; read-only; see also RX9D (Register 33-2)

Note 1: RCREG (including the 9th bit) is double buffered, and data is available while new data is being received.

REGISTER 33-5: TX1REG⁽¹⁾: TRANSMIT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TX1REG<7:0>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TX1REG<7:0>:** Lower eight bits of the received data; read-only; see also RX9D (Register 33-1)

Note 1: TXREG (including the 9th bit) is double buffered, and can be written when previous data has started shifting.

REGISTER 33-6: SP1BRGL⁽¹⁾: BAUD RATE GENERATOR REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SP1BRG<7:0>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SP1BRG<7:0>: Lower eight bits of the Baud Rate Generator

Note 1: Writing to SP1BRG resets the BRG counter.

39.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

39.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradeable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

39.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

39.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

39.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

40.1 Package Marking Information (Continued)

