

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18875-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

<u></u> <u></u>
<b> </b> 6(
L)
Γ1
80
55
5/7
J

## TABLE 3: 40/44-PIN ALLOCATION TABLE (PIC16F18875) (CONTINUED)

O/i	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	ADC	Voltage Reference	DAC	Comparators	Zero-Cross Detect	MSSP (SPI/I <sup>2</sup> C)	EUSART	WSQ	Timers/SMT	CCP and PWM	CWG	CLC	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
RC0	15	30	34	32	ANC0		_		—	_	_	_	T1CKI <sup>(1)</sup> T3CKI <sup>(1)</sup> T3G <sup>(1)</sup> SMTWIN1 <sup>(1)</sup>	_			_		IOCC0	SOSCO
RC1	16	31	35	35	ANC1	—	—	—	—	—	—	—	SMTSIG1 <sup>(1)</sup>	CCP2 <sup>(1)</sup>	_	_	—	_	IOCC1	SOSCI
RC2	17	32	36	36	ANC2	_	_	—	-	—	_	—	T5CKI <sup>(1)</sup>	CCP1 <sup>(1)</sup>			—		IOCC2	_
RC3	18	33	37	37	ANC3		—	—	_	SCL1 <sup>(3,4)</sup> SCK1 <sup>(1)</sup>		—	T2IN <sup>(1)</sup>		-	-			IOCC3	Ι
RC4	23	38	42	42	ANC4	_	—	-		SDA1 <sup>(3,4)</sup> SDI1 <sup>(1)</sup>		-	_		_	-		-	IOCC4	
RC5	24	39	43	43	ANC5	_	—	—	_	—	_	_	T4IN <sup>(1)</sup>	_	_	_	_	_	IOCC5	_
RC6	25	40	44	44	ANC6	_	—	—	—	—	CK <sup>(3)</sup>	_	—	_	—	—	—	_	IOCC6	_
RC7	26	1	1	1	ANC7	_	_	_	—	_	RX <sup>(1)</sup> DT <sup>(3)</sup>	_	—	_	-	-	_		IOCC7	_
RD0	19	34	38	38	AND0	_	—	—		—	_	_	—	-	_	_	—	—	-	
RD1	20	35	39	39	AND1	_	_	—	-	—	—	_	_	_	_	_	_	_	-	-
RD2	21	36	40	40	AND2	_	—	—		—	_	_	—	-	_	_	—	—	-	
RD3	22	37	41	41	AND3	_	_	—		—	_	_	_	_	_	_	—	_	-	
RD4	27	2	2	2	AND4	_	_	-	-	_	_	_	_	_			—		—	
RD5	28	3	3	3	AND5	—	—		_	—	—	—	—	—	_	_	—	_	_	_
RD6	29	4	4	4	AND6	_	—	—	—	—	_	—	—	—	-	_	—	_	_	—
RD7	30	5	5	5	AND7	—			_		_	_	—	—	_	_	—	_	_	—
RE0	8	23	25	25	ANE0	—	—	-	—	—	—	_	—	—	—	_	—	—	-	—
RE1	9	24	26	26	ANE1	—	—		_	—	—	—	—	—	_	_	—	_	_	—
RE2	10	25	27	27	ANE2	-	-	—	—	-	-	-	_	_	_	-	_	—	_	_

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which port pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I<sup>2</sup>C logic levels.; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMbus input buffer thresholds.

Name	Function	Input Type	Output Type	Description
RC4/ANC4/SDA1 <sup>(3,4)</sup> /SDI1 <sup>(1)</sup> /IOCC4	RC4	TTL/ST	CMOS/OD	General purpose I/O.
	ANC4	AN	—	ADC Channel C4 input.
	SDA1 <sup>(3,4)</sup>	l <sup>2</sup> C/ SMBus	OD	MSSP1 I <sup>2</sup> C serial data input/output.
	SDI1 <sup>(1)</sup>	TTL/ST	—	MSSP1 SPI serial data input.
	IOCC4	TTL/ST	—	Interrupt-on-change input.
RC5/ANC5/T4IN <sup>(1)</sup> /IOCC5	RC5	TTL/ST	CMOS/OD	General purpose I/O.
	ANC5	AN	—	ADC Channel C5 input.
	T4IN <sup>(1)</sup>	TTL/ST	—	Timer4 external input.
	IOCC5	TTL/ST	—	Interrupt-on-change input.
RC6/ANC6/CK <sup>(3)</sup> /IOCC6	RC6	TTL/ST	CMOS/OD	General purpose I/O.
	ANC6	AN	—	ADC Channel C6 input.
	CK <sup>(3)</sup>	TTL/ST	CMOS/OD	EUSART synchronous mode clock input/output.
	IOCC6	TTL/ST	—	Interrupt-on-change input.
RC7/ANC7/RX <sup>(1)</sup> /DT <sup>(3)</sup> /IOCC7	RC7	TTL/ST	CMOS/OD	General purpose I/O.
	ANC7	AN	—	ADC Channel C7 input.
	RX <sup>(1)</sup>	TTL/ST	—	EUSART Asynchronous mode receiver data input.
	DT <sup>(3)</sup>	TTL/ST	CMOS/OD	EUSART Synchronous mode data input/output.
	IOCC7	TTL/ST	—	Interrupt-on-change input.
RE3/IOCE3/MCLR/Vpp	RE3	TTL/ST	-	General purpose input only (when $\overline{\text{MCLR}}$ is disabled by the Configuration bit).
	IOCE3	TTL/ST	—	Interrupt-on-change input.
	MCLR	ST	—	Master clear input with internal weak pull up resistor.
	Vpp	HV	—	ICSP™ High-Voltage Programming mode entry input.
Vdd	Vdd	Power	—	Positive supply voltage input.

#### **TABLE 1-2:** PIC16F18855 PINOUT DESCRIPTION (CONTINUED)

CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Legend: AN = Analog input or output TTL = TTL compatible input ST

= Open-Drain = Schmitt Trigger input with I<sup>2</sup>C

1<sup>2</sup>C

Note

HV = High Voltage XTAL = Crystal levels This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx This is a PPS remappable input signal. The input function may be used for this signal. 1:

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options 2: as described in Table 13-3.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

Name	Function	Input Type	Output Type	Description
OUT <sup>(2)</sup>	CCP3	_	CMOS/OD	Capture/Compare/PWM3 output (compare/PWM functions).
	CCP4	-	CMOS/OD	Capture/Compare/PWM4 output (compare/PWM functions).
	CCP5	_	CMOS/OD	Capture/Compare/PWM5 output (compare/PWM functions).
	PWM6OUT	-	CMOS/OD	PWM6 output.
	PWM7OUT	-	CMOS/OD	PWM7 output.
	CWG1A	-	CMOS/OD	Complementary Waveform Generator 1 output A.
	CWG1B	_	CMOS/OD	Complementary Waveform Generator 1 output B.
	CWG1C	-	CMOS/OD	Complementary Waveform Generator 1 output C.
	CWG1D	-	CMOS/OD	Complementary Waveform Generator 1 output D.
	CWG2A	-	CMOS/OD	Complementary Waveform Generator 2 output A.
	CWG2B	_	CMOS/OD	Complementary Waveform Generator 2 output B.
	CWG2C	-	CMOS/OD	Complementary Waveform Generator 2 output C.
	CWG2D	-	CMOS/OD	Complementary Waveform Generator 2 output D.
	CWG3A	—	CMOS/OD	Complementary Waveform Generator 3 output A.
	CWG3B	—	CMOS/OD	Complementary Waveform Generator 3 output B.
	CWG3C	_	CMOS/OD	Complementary Waveform Generator 3 output C.
	CWG3D	_	CMOS/OD	Complementary Waveform Generator 3 output D.
	CLC1OUT	—	CMOS/OD	Configurable Logic Cell 1 output.
	CLC2OUT	—	CMOS/OD	Configurable Logic Cell 2 output.
	CLC3OUT	—	CMOS/OD	Configurable Logic Cell 3 output.
	CLC4OUT	_	CMOS/OD	Configurable Logic Cell 4 output.
	NCO	—	CMOS/OD	Numerically Controller Oscillator output.
	CLKR	—	CMOS/OD	Clock Reference module output.
Legend: AN = Analog input or ou	tput CMOS =	CMOS compa	tible input or out	put OD = Open-Drain

#### TABLE 1-3: PIC16F18875 PINOUT DESCRIPTION (CONTINUED)

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD = Open-Drain

 TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 I<sup>2</sup>C = Schmitt Trigger input with I<sup>2</sup>CHV=

 High Voltage XTAL= Crystal levels
 Voltage XTAL= Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

							1				
U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
		TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE				
bit 7							bit 0				
r											
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets				
'1' = Bit is s	et	'0' = Bit is cle	ared	HS = Hardwa	are set						
bit 7-6	bit 7-6 Unimplemented: Read as '0'										
bit 5	TMR6IE: TM	R6 to PR6 Mate	ch Interrupt Ei	nable bit							
	1 = Enables	s the Timer6 to	PR6 match in	terrupt							
1.11.4	0 = Disables the Timer6 to PR6 match interrupt										
bit 4		er5 Overflow Ir	nterrupt Enabl	e bit							
	0 = Disable	s the Timer5 ov	erflow interru	pt							
bit 3	TMR4IE: TM	R4 to PR4 Mat	ch Interrupt E	nable bit							
	1 = Enables	s the Timer4 to	the Timer4 to PR4 match interrupt								
	0 = Disable	s the Timer4 to	PR4 match ir	nterrupt							
bit 2	TMR3IE: TM	R3 Overflow In	terrupt Enable	e bit							
	1 = Enables	s the Timer3 ov	erflow interrup	ot							
hit 1			eniow interrupt	)( aabla bit							
	1 = Enables	s the Timer? to	PR2 match in	terrunt							
	0 = Disable	s the Timer2 to	PR2 match in	iterrupt							
bit 0	TMR1IE: Tim	ner1 Overflow Ir	nterrupt Enabl	e bit							
	1 = Enables	s the Timer1 ov	erflow interrup	ot							
	0 = Enables	s the Timer1 ov	erflow interrup	ot							
Note:	Bit PEIE of the IN	ITCON register	must be								
	controlled by regis	sters PIE1-PIE8	B.								
`	controlled by registers FIE I-FIEO.										

## REGISTER 7-6: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

## 8.0 POWER-SAVING OPERATION MODES

The purpose of the Power-Down modes is to reduce power consumption. There are two Power-Down modes: DOZE mode and Sleep mode.

## 8.1 DOZE Mode

DOZE mode allows for power saving by reducing CPU operation and program memory (PFM) access, without affecting peripheral operation. DOZE mode differs from Sleep mode because the system oscillators continue to

operate, while only the CPU and PFM are affected. The reduced execution saves power by eliminating unnecessary operations within the CPU and memory.

When the Doze Enable (DOZEN) bit is set (DOZEN = 1), the CPU executes only one instruction cycle out of every N cycles as defined by the DOZE<2:0> bits of the CPUDOZE register. For example, if DOZE<2:0> = 100, the instruction cycle ratio is 1:32. The CPU and memory execute for one instruction cycle and then lay idle for 31 instruction cycles. During the unused cycles, the peripherals continue to operate at the system clock speed.



## 8.1.1 DOZE OPERATION

The Doze operation is illustrated in Figure 8-1. For this example:

- Doze enable (DOZEN) bit set (DOZEN = 1)
- DOZE<2:0> = 001 (1:4) ratio
- Recover-on-Interrupt (ROI) bit set (ROI = 1)

As with normal operation, the PFM fetches for the next instruction cycle. The Q-clocks to the peripherals continue throughout.

## 10.4.5 NVMREG WRITE TO PFM

Program memory is programmed using the following steps:

- 1. Load the address of the row to be programmed into NVMADRH:NVMADRL.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 10-4 (row writes to program memory with 32 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper ten bits of NVMADRH:NVMADRL, (NVMADRH<6:0>:NVMADRL<7:5>) with the lower five bits of NVMADRL, (NVMADRL<4:0>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the NVMDATH:NVMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.

- Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.
- 1. Set the WREN bit of the NVMCON1 register.
- Clear the NVMREGS bit of the NVMCON1 register.
- Set the LWLO bit of the NVMCON1 register. When the LWLO bit of the NVMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the NVMADRH:NVMADRL register pair with the address of the location to be written.
- 5. Load the NVMDATH:NVMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.4.2 "NVM Unlock Sequence"). The write latch is now loaded.
- 7. Increment the NVMADRH:NVMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the NVMCON1 register. When the LWLO bit of the NVMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the NVMDATH:NVMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.4.2 "NVM Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
- Note: The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 10-4. The initial address is loaded into the NVMADRH:NVMADRL register pair; the data is loaded using indirect addressing.

## 11.11 Register Definitions: CRC and Scanner Control

## REGISTER 11-1: CRCCON0: CRC CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R-0	R/W-0/0	U-0	U-0	R/W-0/0	R-0			
EN	CRCGO	BUSY	ACCM	—	—	SHIFTM	FULL			
bit 7				·			bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	OR/Value at all o	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7	EN: CRC Ena	able bit								
	0 = CRC is disabled and consumes no operating current									
bit 6		C Start bit								
	1 = Start CRC 0 = CRC seria	serial shifter	l off							
bit 5	BUSY: CRC	Busy bit								
	1 = Shifting in	progress or p	ending							
	0 = All valid b	its in shifter ha	ve been shifte	d into accumul	ator and EMP1	<b>Y =</b> 1				
bit 4	ACCM: Accur	mulator Mode I	pit							
	1 = Data is au	ugmented with	zeros							
	0 = Data is no	ot augmented v	vith zeros							
bit 3-2	Unimplemen	ted: Read as	0′							
bit 1	SHIFTM: Shif	ft Mode bit								
	1 = Shift right	(LSD) MSb)								
hit 0	FILL Data F	Path Full Indica	tor bit							
bit 0	1 = CRCDAT	H/I registers a	re full							
0 = CRCDATH/L registers have shifted their data into the shifter										
		-								

## REGISTER 11-2: CRCCON1: CRC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
	DLEN	<3:0>		PLEN<3:0>					
bit 7							bit 0		

Legend:	Legend:									
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'							
u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set		'0' = Bit is cleared								
bit 7-4	DLEN<3:0>	. Data Length bits								
	Denotes the	e length of the data word -1	(See Example 11-1)							
bit 3-0 <b>PLEN&lt;3:0&gt;:</b> Polynomial Length bits		: Polynomial Length bits								
	1 (See Example 11-1)									

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRA7   | SLRA6   | SLRA5   | SLRA4   | SLRA3   | SLRA2   | SLRA1   | SLRA0   |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |

## REGISTER 12-8: SLRCONA: PORTA SLEW RATE CONTROL REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **SLRA<7:0>:** PORTA Slew Rate Enable bits For RA<7:0> pins, respectively 1 = Port pin slew rate is limited 0 = Port pin slews at maximum rate

0 = Port pin slews at maximum rate

## REGISTER 12-9: INLVLA: PORTA INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLA7 | INLVLA6 | INLVLA5 | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INLVLA<7:0>: PORTA Input Level Select bits

For RA<7:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

REGISTER 12-14:	LATB: PORTB	DATA LATCH REGISTER
-----------------	-------------	---------------------

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7   | LATB6   | LATB5   | LATB4   | LATB3   | LATB2   | LATB1   | LATB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

## bit 7-0 LATB<7:0>: RB<7:0> Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

### REGISTER 12-15: ANSELB: PORTB ANALOG SELECT REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSB7   | ANSB6   | ANSB5   | ANSB4   | ANSB3   | ANSB2   | ANSB1   | ANSB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ANSB<7:0>**: Analog Select between Analog or Digital Function on pins RB<7:0>, respectively

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

		Remappable to Pins of PORTx								
Output Signal	RxyPPS Register	F	PIC16F1885	5		P	PIC16F1887	<b>75</b>		
Name	Value	PORTA	PORTB	PORTC	PORTA	PORTB	PORTC	PORTD		
ADGRDG	0x25	•		•	•		•			
ADGRDA	0x24	•		•	•		•			
CWG3D	0x23	•		•	•			•		
CWG3C	0x22	•		•	•			•		
CWG3B	0x21	•		•	•					
CWG3A	0x20		•	•		•	•			
CWG2D	0x1F		•	•		•		•		
CWG2C	0x1E		•	•		•		•		
CWG2B	0x1D		•	•		•		•		
CWG2A	0x1C		•	•		•	•			
DSM	0x1B	•		•	•			•		
CLKR	0x1A		•	•		•	•			
NCO	0x19	•		•	•			•		
TMR0	0x18		•	•		•	•			
SDO2/SDA2	0x17		•	•		•		•		
SCK2/SCL2	0x16		•	•		•		•		
SD01/SDA1	0x15		•	•		•	•			
SCK1/SCL1	0x14		•	•		•	•			
C2OUT	0x13	•		•	•					
C1OUT	0x12	•		•	•			•		
DT	0x11		•	•		•	•			
TX/CK	0x10		•	•		•	•			
PWM7OUT	0x0F	•		•	•		•			
PWM6OUT	0x0E	•		•	•			•		
CCP5	0x0D	•		•	•					
CCP4	0x0C		•	•		•		•		
CCP3	0x0B		•	•		•		•		
CCP2	0x0A		•	•		•	•			
CCP1	0x09		•	•		•	•			
CWG1D	0x08		•	•		•		•		
CWG1C	0x07		•	•		•		•		

### Т

Note: When RxyPPS = 0x00, port pin Rxy output value is controlled by the respective LATxy bit.

•

•

•

٠

•

•

•

٠

•

•

•

•

٠

•

•

•

•

•

٠

•

•

CWG1B

CWG1A

CLC4OUT

CLC3OUT

CLC2OUT

CLC10UT

0x06

0x05

0x04

0x03

0x02

0x01

•

•

•

PORTE

•

•

٠

## REGISTER 15-12: IOCEF: INTERRUPT-ON-CHANGE PORTE FLAG REGISTER

U-0	U-0	U-0	U-0	R/W/HS-0/0	U-0	U-0	U-0
—	—	—	—	IOCEF3	—	—	—
bit 7							bit 0
Legend:							
R = Readable I	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set '0' = Bit is cleared		HS - Bit is set in hardware					
bit 7-4	Unimplemen	ted: Read as '(	ר <b>י</b>				

	Uninplemented. Acad as 0
bit 3	<ul> <li>IOCEF3: Interrupt-on-Change PORTE Flag bit</li> <li>1 = An enabled change was detected on the associated pin</li> <li>Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx.</li> <li>0 = No change was detected, or the user cleared the detected change</li> </ul>
bit 2-0	Unimplemented: Read as '0'

## 20.3 Selectable Input Sources

The CWG generates the output waveforms from the input sources in Table 20-2.

#### TABLE 20-2: SELECTABLE INPUT SOURCES

Source Peripheral	Signal Name
CWG input PPS pin	CWGxIN PPS
CCP1	CCP1_out
CCP2	CCP2_out
CCP3	CCP3_out
CCP4	CCP4_out
CCP5	CCP5_out
PWM6	PWM6_out
PWM7	PWM7_out
NCO	NCO1_out
Comparator C1	C1OUT_sync
Comparator C2	C2OUT_sync
DSM	DSM_out
CLC1	LC1_out
CLC2	LC2_out
CLC3	LC3_out
CLC4	LC4_out

The input sources are selected using the CWGxISM register.

## 20.4 Output Control

## 20.4.1 OUTPUT ENABLES

Each CWG output pin has individual output enable control. Output enables are selected with the Gx1OEx <3:0> bits. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection. The output pin enables are dependent on the module enable bit, EN of the CWGxCON0 register. When EN is cleared, CWG output enables and CWG drive levels have no effect.

## 20.4.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the POLx bits of the CWGxCON1. Auto-shutdown and steering options are unaffected by polarity.

## REGISTER 20-8: CWGxCLK: CWGx CLOCK SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
		—	—	—	—	—	CS
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-1	<b>Unimplemented:</b>	Read	as	'0'

bit 0

bit 3-0

CS: CWGx Clock Selection bit

1 = HFINTOSC 16 MHz is selected

0 = Fosc is selected

## REGISTER 20-9: CWGxISM: CWGx INPUT SELECTION REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
—	—	—	—	IS<3:0>				
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-4 Unimplemented: Read as '0'

IS<3:0>	: CWGx Input Selection bits
1111 =	LC4_out
1110 =	LC3_out
1101 =	LC2_out
1100 =	LC1_out
1011 =	DSM_out
1010 =	C2OUT_sync
1001 =	C1OUT_sync
1000 =	NCO1_out
0111 =	PWM7_out
0110 =	PWM6_out
0101 =	CCP5_out
0100 =	CCP4_out
0011 =	CCP3_out
0010 =	CCP2_out
0001 =	CCP1_out
0000 =	CWGxINPPS



### REGISTER 22-3: CLCxSEL0: GENERIC CLCx DATA 0 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—		LCxD1S<5:0>					
bit 7							bit 0	
Legend:								
P - Poodable bit		M = M/ritable bit		II – I Inimplement	ad hit read as '0'			

'1' = Bit is set	'0' = Bit is cleared	
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

#### bit 7-6 Unimplemented: Read as '0'

bit 5-0 LCxD1S<5:0>: CLCx Data1 Input Selection bits See Table 22-2.

### REGISTER 22-4: CLCxSEL1: GENERIC CLCx DATA 1 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
_	—		LCxD2S<5:0>					
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 LCxD2S<5:0>: CLCx Data 2 Input Selection bits See Table 22-2.

## REGISTER 22-5: CLCxSEL2: GENERIC CLCx DATA 2 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—		LCxD3S<5:0>					
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

```
bit 7-6 Unimplemented: Read as '0'
```

bit 5-0 LCxD3S<5:0>: CLCx Data 3 Input Selection bits See Table 22-2.

## REGISTER 22-6: CLCxSEL3: GENERIC CLCx DATA 3 SELECT REGISTER

x = Bit is unknown

'0' = Bit is cleared

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
			LCxD4S<5:0>					
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplement	ted bit, read as '0'			

-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6 Unimplemented: Read as '0'

bit 5-0 LCxD4S<5:0>: CLCx Data 4 Input Selection bits See Table 22-2.

u = Bit is unchanged

'1' = Bit is set

## FIGURE 28-1: TIMER1 BLOCK DIAGRAM



## 31.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 31-1 shows the block diagram of the MSSP module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 31-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 31-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.



## FIGURE 32-13: GATED WINDOWED MEASURE MODE SINGLE ACQUISITION TIMING DIAGRAMS

PIC16(L)F18855/75

## TABLE 33-3: BAUD RATE FORMULAS

(	Configuration Bi	ts		Baud Rate Formula			
SYNC	BRG16	BRGH	BRG/EUSART Mode				
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]			
0	0	1	8-bit/Asynchronous				
0	1	0	16-bit/Asynchronous	FOSC/[16 (n+1)]			
0	1	1	16-bit/Asynchronous				
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]			
1	1 1 x		16-bit/Synchronous				

**Legend:** x = Don't care, n = value of SPBRGH, SPBRGL register pair.

## TABLE 33-4: BAUD RATE FOR ASYNCHRONOUS MODES

	SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD RATE	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300		_	_	—	_	_	_	_	_	—	_	_
1200		_	—	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	—	_	_	57.60k	0.00	7	57.60k	0.00	2
115.2k		_	_	—	_	_	—	_	_	—	_	—

	<b>SYNC =</b> 0, <b>BRGH =</b> 0, <b>BRG16 =</b> 0											
BAUD RATE	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300		_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—
9600	9615	0.16	12	—	—	—	9600	0.00	5	—	—	—
10417	10417	0.00	11	10417	0.00	5	—	_	_	—	_	_
19.2k	—	_	—	—	_	—	19.20k	0.00	2	—	—	—
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	—
115.2k		_	_	—		_	—	_	_	—	_	_

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1  $\mu$ F, TA = 25°C.



FIGURE 38-49: ADC 10-bit Mode, Single-Ended DNL, VDD = 3.0V, VREF = 3.0V.



FIGURE 38-50: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, VREF = 3.0V.



**FIGURE 38-51:** ADC 10-bit Mode, Single-Ended DNL, VDD = 3.0V,  $TAD = 1 \mu S$ .



**FIGURE 38-52:** ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, TAD =  $1 \mu S$ .



**FIGURE 38-53:** Temp. Indicator Initial Offset, High Range, Temp. = 20°C, PIC16F18855/75 Only.



**FIGURE 38-54:** Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16F18855/75 Only.