




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                         |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                  |
| Core Processor             | PIC                                                                                                                                                                     |
| Core Size                  | 8-Bit                                                                                                                                                                   |
| Speed                      | 32MHz                                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                               |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                                   |
| Number of I/O              | 36                                                                                                                                                                      |
| Program Memory Size        | 14KB (8K x 14)                                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                                   |
| EEPROM Size                | 256 x 8                                                                                                                                                                 |
| RAM Size                   | 1K x 8                                                                                                                                                                  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                                             |
| Data Converters            | A/D 35x10b; D/A 1x5b                                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                                                |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                       |
| Mounting Type              | Surface Mount                                                                                                                                                           |
| Package / Case             | 44-VQFN Exposed Pad                                                                                                                                                     |
| Supplier Device Package    | 44-QFN (8x8)                                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18875t-i-ml">https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18875t-i-ml</a> |

# PIC16(L)F18855/75

**TABLE 1-3: PIC16F18875 PINOUT DESCRIPTION**

| Name                                                                             | Function              | Input Type | Output Type | Description                                                         |
|----------------------------------------------------------------------------------|-----------------------|------------|-------------|---------------------------------------------------------------------|
| RA0/ANA0/C1IN0-/C2IN0-/CLCIN0 <sup>(1)</sup> /IOCA0                              | RA0                   | TTL/ST     | CMOS/OD     | General purpose I/O.                                                |
|                                                                                  | ANA0                  | AN         | —           | ADC Channel A0 input.                                               |
|                                                                                  | C1IN0-                | AN         | —           | Comparator negative input.                                          |
|                                                                                  | C2IN0-                | AN         | —           | Comparator negative input.                                          |
|                                                                                  | CLCIN0 <sup>(1)</sup> | TTL/ST     | —           | Configurable Logic Cell source input.                               |
|                                                                                  | IOCA0                 | TTL/ST     | —           | Interrupt-on-change input.                                          |
| RA1/ANA1/C1IN1-/C2IN1-/CLCIN1 <sup>(1)</sup> /IOCA1                              | RA1                   | TTL/ST     | CMOS/OD     | General purpose I/O.                                                |
|                                                                                  | ANA1                  | AN         | —           | ADC Channel A1 input.                                               |
|                                                                                  | C1IN1-                | AN         | —           | Comparator negative input.                                          |
|                                                                                  | C2IN1-                | AN         | —           | Comparator negative input.                                          |
|                                                                                  | CLCIN1 <sup>(1)</sup> | TTL/ST     | —           | Configurable Logic Cell source input.                               |
|                                                                                  | IOCA1                 | TTL/ST     | —           | Interrupt-on-change input.                                          |
| RA2/ANA2/C1IN0+/C2IN0+/VREF-/DAC1OUT1/IOCA2                                      | RA2                   | TTL/ST     | CMOS/OD     | General purpose I/O.                                                |
|                                                                                  | ANA2                  | AN         | —           | ADC Channel A2 input.                                               |
|                                                                                  | C1IN0+                | AN         | —           | Comparator positive input.                                          |
|                                                                                  | C2IN0+                | AN         | —           | Comparator positive input.                                          |
|                                                                                  | VREF-                 | AN         | —           | External ADC and/or DAC negative reference input.                   |
|                                                                                  | DAC1OUT1              | —          | AN          | Digital-to-Analog Converter output.                                 |
|                                                                                  | IOCA2                 | TTL/ST     | —           | Interrupt-on-change input.                                          |
| RA3/ANA3/C1IN1+/VREF+/MDCARL <sup>(1)</sup> /IOCA3                               | RA3                   | TTL/ST     | CMOS/OD     | General purpose I/O.                                                |
|                                                                                  | ANA3                  | AN         | —           | ADC Channel A3 input.                                               |
|                                                                                  | C1IN1+                | AN         | —           | Comparator positive input.                                          |
|                                                                                  | VREF+                 | AN         | —           | External ADC and/or DAC positive reference input.                   |
|                                                                                  | MDCARL <sup>(1)</sup> | TTL/ST     | —           | Modular Carrier input 1.                                            |
|                                                                                  | IOCA3                 | TTL/ST     | —           | Interrupt-on-change input.                                          |
| RA4/ANA4/MDCARH <sup>(1)</sup> /T0CKI <sup>(1)</sup> /CCP5 <sup>(1)</sup> /IOCA4 | RA4                   | TTL/ST     | CMOS/OD     | General purpose I/O.                                                |
|                                                                                  | ANA4                  | AN         | —           | ADC Channel A4 input.                                               |
|                                                                                  | MDCARH <sup>(1)</sup> | TTL/ST     | —           | Modular Carrier input 2.                                            |
|                                                                                  | T0CKI <sup>(1)</sup>  | TTL/ST     | —           | Timer0 clock input.                                                 |
|                                                                                  | CCP5 <sup>(1)</sup>   | TTL/ST     | CMOS/OD     | Capture/compare/PWM5 (default input location for capture function). |
|                                                                                  | IOCA4                 | TTL/ST     | —           | Interrupt-on-change input.                                          |

**Legend:** AN = Analog input or output    CMOS = CMOS compatible input or output    OD = Open-Drain  
TTL = TTL compatible input    ST = Schmitt Trigger input with CMOS levels    I<sup>2</sup>C = Schmitt Trigger input with I<sup>2</sup>CHV=  
High Voltage XTAL= Crystal levels

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.
  - 2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.
  - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
  - 4: These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

**TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)**

| Address                                                | Name   | PIC16(L)F18855<br>PIC16(L)F18875 | Bit 7         | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2       | Bit 1 | Bit 0 | Value on:<br>POR, BOR | Value on all<br>other Resets |
|--------------------------------------------------------|--------|----------------------------------|---------------|-------|-------|-------|-------|-------------|-------|-------|-----------------------|------------------------------|
| <b>Bank 30</b>                                         |        |                                  |               |       |       |       |       |             |       |       |                       |                              |
| <b>CPU CORE REGISTERS; see Table 3-2 for specifics</b> |        |                                  |               |       |       |       |       |             |       |       |                       |                              |
| F0Ch<br>—<br>F0Fh                                      | —      | —                                | Unimplemented |       |       |       |       |             |       |       | —                     | —                            |
| F10h                                                   | RA0PPS |                                  | —             | —     |       |       |       | RA0PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F11h                                                   | RA1PPS |                                  | —             | —     |       |       |       | RA1PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F12h                                                   | RA2PPS |                                  | —             | —     |       |       |       | RA2PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F13h                                                   | RA3PPS |                                  | —             | —     |       |       |       | RA3PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F14h                                                   | RA4PPS |                                  | —             | —     |       |       |       | RA4PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F15h                                                   | RA5PPS |                                  | —             | —     |       |       |       | RA5PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F16h                                                   | RA6PPS |                                  | —             | —     |       |       |       | RA6PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F17h                                                   | RA7PPS |                                  | —             | —     |       |       |       | RA7PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F18h                                                   | RB0PPS |                                  | —             | —     |       |       |       | RB0PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F19h                                                   | RB1PPS |                                  | —             | —     |       |       |       | RB1PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F1Ah                                                   | RB2PPS |                                  | —             | —     |       |       |       | RB2PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F1Bh                                                   | RB3PPS |                                  | —             | —     |       |       |       | RB3PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F1Ch                                                   | RB4PPS |                                  | —             | —     |       |       |       | RB4PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F1Dh                                                   | RB5PPS |                                  | —             | —     |       |       |       | RB5PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F1Eh                                                   | RB6PPS |                                  | —             | —     |       |       |       | RB6PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F1Fh                                                   | RB7PPS |                                  | —             | —     |       |       |       | RB7PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F20h                                                   | RC0PPS |                                  | —             | —     |       |       |       | RC0PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F21h                                                   | RC1PPS |                                  | —             | —     |       |       |       | RC1PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F22h                                                   | RC2PPS |                                  | —             | —     |       |       |       | RC2PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |
| F23h                                                   | RC3PPS |                                  | —             | —     |       |       |       | RC3PPS<5:0> |       |       | --00 0000             | --uu uuuu                    |

**Legend:** x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

**Note 1:** Register present on PIC16F18855/75 devices only.

**2:** Unimplemented, read as '1'.

**TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)**

| Address                    | Name    | PIC16(L)F18855 | PIC16(L)F18875 | Bit 7         | Bit 6   | Bit 5       | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   | Value on:<br>POR, BOR | Value on all<br>other Resets |
|----------------------------|---------|----------------|----------------|---------------|---------|-------------|---------|---------|---------|---------|---------|-----------------------|------------------------------|
| <b>Bank 30 (Continued)</b> |         |                |                |               |         |             |         |         |         |         |         |                       |                              |
| F31h                       | RE1PPS  | —              | X              | —             | —       | RE1PPS<5:0> |         |         |         |         |         | --00 0000             | --uu uuuu                    |
|                            |         | X              | —              | Unimplemented |         |             |         |         |         | ----    | ----    | ----                  | ----                         |
| F32h                       | RE2PPS  | —              | X              | —             | —       | RE2PPS<5:0> |         |         |         |         |         | --00 0000             | --uu uuuu                    |
|                            |         | X              | —              | Unimplemented |         |             |         |         |         | ----    | ----    | ----                  | ----                         |
| F33h<br>—<br>F37h          | —       | —              | —              | Unimplemented |         |             |         |         |         | —       | —       | —                     | —                            |
| F38h                       | ANSELA  |                |                | ANSA7         | ANSA6   | ANSA5       | ANSA4   | ANSA3   | ANSA2   | ANSA1   | ANSA0   | 1111 1111             | 1111 1111                    |
| F39h                       | WPUA    |                |                | WPUA7         | WPUA6   | WPUA5       | WPUA4   | WPUA3   | WPUA2   | WPUA1   | WPUA0   | 0000 0000             | 0000 0000                    |
| F3Ah                       | ODCONA  |                |                | ODCA7         | ODCA6   | ODCA5       | ODCA4   | ODCA3   | ODCA2   | ODCA1   | ODCA0   | 0000 0000             | 0000 0000                    |
| F3Bh                       | SLRCONA |                |                | SLRA7         | SLRA6   | SLRA5       | SLRA4   | SLRA3   | SLRA2   | SLRA1   | SLRA0   | 1111 1111             | 1111 1111                    |
| F3Ch                       | INLVLA  |                |                | INLVLA7       | INLVLA6 | INLVLA5     | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 | 1111 1111             | 1111 1111                    |
| F3Dh                       | IOCAP   |                |                | IOCAP7        | IOCAP6  | IOCAP5      | IOCAP4  | IOCAP3  | IOCAP2  | IOCAP1  | IOCAP0  | 0000 0000             | 0000 0000                    |
| F3Eh                       | IOCAN   |                |                | IOCAN7        | IOCAN6  | IOCAN5      | IOCAN4  | IOCAN3  | IOCAN2  | IOCAN1  | IOCAN0  | 0000 0000             | 0000 0000                    |
| F3Fh                       | IOCAF   |                |                | IOCAF7        | IOCAF6  | IOCAF5      | IOCAF4  | IOCAF3  | IOCAF2  | IOCAF1  | IOCAF0  | 0000 0000             | 0000 0000                    |
| F40h                       | CCDNA   |                |                | CCDNA7        | CCDNA6  | CCDNA5      | CCDNA4  | CCDNA3  | CCDNA2  | CCDNA1  | CCDNA0  | 0000 0000             | 0000 0000                    |
| F41h                       | CCDPA   |                |                | CCDPA7        | CCDPA6  | CCDPA5      | CCDPA4  | CCDPA3  | CCDPA2  | CCDPA1  | CCDPA0  | 0000 0000             | 0000 0000                    |
| F42h                       | —       | —              | —              | Unimplemented |         |             |         |         |         | —       | —       | —                     | —                            |
| F43h                       | ANSELB  |                |                | ANSB7         | ANSB6   | ANSB5       | ANSB4   | ANSB3   | ANSB2   | ANSB1   | ANSB0   | 1111 1111             | 1111 1111                    |
| F44h                       | WPUB    |                |                | WPUB7         | WPUB6   | WPUB5       | WPUB4   | WPUB3   | WPUB2   | WPUB1   | WPUB0   | 0000 0000             | 0000 0000                    |
| F45h                       | ODCONB  |                |                | ODCB7         | ODCB6   | ODCB5       | ODCB4   | ODCB3   | ODCB2   | ODCB1   | ODCB0   | 0000 0000             | 0000 0000                    |
| F46h                       | SLRCONB |                |                | SLRB7         | SLRB6   | SLRB5       | SLRB4   | SLRB3   | SLRB2   | SLRB1   | SLRB0   | 1111 1111             | 1111 1111                    |

**Legend:** x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

**Note 1:** Register present on PIC16F18855/75 devices only.

**Note 2:** Unimplemented, read as '1'.

## 3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

## 5.6 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{\text{RI}}$  bit in the PCON register will be set to '0'. See Table 5-4 for default conditions after a RESET instruction has occurred.

## 5.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **Section 3.4.2 “Overflow/Underflow Reset”** for more information.

## 5.8 Programming Mode Exit

Upon exit of In-Circuit Serial Programming (ICSP) mode, the device will behave as if a POR had just occurred (the device does not reset upon run time self-programming/erase operations).

## 5.9 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the  $\overline{\text{PWRT}}\text{E}$  bit of the Configuration Words.

The Power-up Timer provides a nominal 64 ms time out on POR or Brown-out Reset. The device is held in Reset as long as  $\overline{\text{PWRT}}$  is active. The  $\overline{\text{PWRT}}$  delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the  $\overline{\text{PWRT}}\text{E}$  bit in the Configuration Words. The Power-up Timer starts after the release of the POR and BOR. For additional information, refer to Application Note AN607, “Power-up Trouble Shooting” (DS00607).

## 5.10 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

1. Power-up Timer runs to completion (if enabled).
2. Oscillator start-up timer runs to completion (if required for oscillator source).
3.  $\overline{\text{MCLR}}$  must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer Configuration. See **Section 6.0 “Oscillator Module (with Fail-Safe Clock Monitor)”** for more information.

The Power-up Timer and oscillator start-up timer run independently of  $\overline{\text{MCLR}}$  Reset. If  $\overline{\text{MCLR}}$  is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing  $\overline{\text{MCLR}}$  high, the device will begin execution after 10 FOSC cycles (see Figure 5-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.

# PIC16(L)F18855/75

## REGISTER 6-7: OSCTUNE: HFINTOSC TUNING REGISTER

| U-0   | U-0 | R/W-1/1    | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|-----|------------|---------|---------|---------|---------|---------|
| —     | —   | HFTUN<5:0> |         |         |         |         |         |
| bit 7 |     | bit 0      |         |         |         |         |         |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-6

**Unimplemented:** Read as '0'.

bit 5-0

**HFTUN<5:0>:** HFINTOSC Frequency Tuning bits

11 1111 = Maximum frequency

•

•

•

10 0001

10 0000 = Center frequency. Oscillator module is running at the calibrated frequency (default value).

01 1111

•

•

•

00 0000 = Minimum frequency.

# PIC16(L)F18855/75

**TABLE 6-3: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES**

| Name    | Bit 7   | Bit 6     | Bit 5      | Bit 4 | Bit 3     | Bit 2      | Bit 1 | Bit 0 | Register on Page |
|---------|---------|-----------|------------|-------|-----------|------------|-------|-------|------------------|
| OSCCON1 | —       | NOSC<2:0> |            |       | NDIV<3:0> |            |       |       | 122              |
| OSCCON2 | —       | COSC<2:0> |            |       | CDIV<3:0> |            |       |       | 122              |
| OSCCON3 | CWSHOLD | SOSCPWR   | —          | ORDY  | NOSCR     | —          | —     | —     | 123              |
| OSCFRQ  | —       | —         | —          | —     | —         | HFFRQ<2:0> |       |       | 126              |
| OSCSTAT | EXTOR   | HFOR      | MFOR       | LFOR  | SOR       | ADOR       | —     | PLLOR | 124              |
| OSCTUNE | —       | —         | HFTUN<5:0> |       |           |            |       |       | 127              |
| OSCEN   | EXTOEN  | HFOEN     | MFOEN      | LFOEN | SOSCEN    | ADOEN      | —     | —     | 125              |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

**TABLE 6-4: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES**

| Name    | Bits | Bit -/7 | Bit -/6     | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2     | Bit 9/1 | Bit 8/0  | Register on Page |
|---------|------|---------|-------------|----------|----------|----------|--------------|---------|----------|------------------|
| CONFIG1 | 13:8 | —       | —           | FCMEN    | —        | CSWEN    | —            | —       | CLKOUTEN | 93               |
|         | 7:0  | —       | RSTOSC<2:0> |          |          | —        | FEXTOSC<2:0> |         |          |                  |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.



# PIC16(L)F18855/75

## 8.2.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source, with the exception of the clock switch interrupt, has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP
  - WDT and WDT prescaler will not be cleared
  - $\overline{TO}$  bit of the STATUS register will not be set
  - $\overline{PD}$  bit of the STATUS register will not be cleared

- If the interrupt occurs **during or after** the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - $\overline{TO}$  bit of the STATUS register will be set
  - $\overline{PD}$  bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

**FIGURE 8-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT**



## 8.2.3 LOW-POWER SLEEP MODE

The PIC16F18855/75 device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

The PIC16F18855/75 allows the user to optimize the operating current in Sleep, depending on the application requirements.

Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register. Depending on the configuration of these bits, the LDO and reference circuitry are placed in a low-power state when the device is in Sleep.

### 8.2.3.1 Sleep Current vs. Wake-up Time

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking-up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

# PIC16(L)F18855/75

## 8.3 Register Definitions: Voltage Regulator and DOZE Control

### REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER <sup>(1)</sup>

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-1/1  |
|-------|-----|-----|-----|-----|-----|---------|----------|
| —     | —   | —   | —   | —   | —   | VREGPM  | Reserved |
| bit 7 |     |     |     |     |     |         | bit 0    |

#### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-2 **Unimplemented:** Read as '0'

bit 1 **VREGPM:** Voltage Regulator Power Mode Selection bit

1 = Low-Power Sleep mode enabled in Sleep<sup>(2)</sup>

Draws lowest current in Sleep, slower wake-up

0 = Normal Power mode enabled in Sleep<sup>(2)</sup>

Draws higher current in Sleep, faster wake-up

bit 0 **Reserved:** Read as '1'. Maintain this bit set.

**Note 1:** PIC16F18855/75 only.

**2:** See **Section 37.0 "Electrical Specifications"**.

# PIC16(L)F18855/75

## 13.0 PERIPHERAL PIN SELECT (PPS) MODULE

The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins. Input and output selections are independent as shown in the simplified block diagram Figure 13-1.

**TABLE 13-1: PPS INPUT SIGNAL ROUTING OPTIONS**

| Input Signal Name | Input Register Name | Default Location at POR | Remappable to Pins of PORTx |       |       |             |       |       |       |       |
|-------------------|---------------------|-------------------------|-----------------------------|-------|-------|-------------|-------|-------|-------|-------|
|                   |                     |                         | PIC16F18855                 |       |       | PIC16F18875 |       |       |       |       |
|                   |                     |                         | PORTA                       | PORTB | PORTC | PORTA       | PORTB | PORTC | PORTD | PORTE |
| INT               | INTPPS              | RB0                     | •                           | •     |       | •           | •     |       |       |       |
| T0CKI             | T0CKIPPS            | RA4                     | •                           | •     |       | •           | •     |       |       |       |
| T1CKI             | T1CKIPPS            | RC0                     | •                           |       | •     | •           |       | •     |       |       |
| T1G               | T1GPPS              | RB5                     |                             | •     | •     |             | •     | •     |       |       |
| T3CKI             | T3CKIPPS            | RC0                     |                             | •     | •     |             | •     | •     |       |       |
| T3G               | T3GPPS              | RC0                     | •                           |       | •     | •           |       | •     |       |       |
| T5CKI             | T5CKIPPS            | RC2                     | •                           |       | •     | •           |       | •     |       |       |
| T5G               | T5GPPS              | RB4                     |                             | •     | •     |             | •     |       | •     |       |
| T2IN              | T2INPPS             | RC3                     | •                           |       | •     |             | •     |       | •     |       |
| T4IN              | T4INPPS             | RC5                     |                             | •     | •     |             | •     | •     |       |       |
| T6IN              | T6INPPS             | RB7                     |                             | •     | •     |             | •     |       | •     |       |
| CCP1              | CCP1PPS             | RC2                     |                             | •     | •     |             | •     | •     |       |       |
| CCP2              | CCP2PPS             | RC1                     |                             | •     | •     |             | •     | •     |       |       |
| CCP3              | CCP3PPS             | RB5                     |                             | •     | •     |             | •     |       | •     |       |
| CCP4              | CCP4PPS             | RB0                     |                             | •     | •     |             | •     |       | •     |       |
| CCP5              | CCP5PPS             | RA4                     | •                           |       | •     | •           |       |       |       | •     |
| SMTWIN1           | SMTWIN1PPS          | RC0                     |                             | •     | •     |             | •     |       |       |       |
| SMTSIG1           | SMTSIG1PPS          | RC1                     |                             | •     | •     |             | •     |       |       |       |
| SMTWIN2           | SMTWIN2PPS          | RB4                     |                             | •     | •     |             | •     |       | •     |       |
| SMTSIG2           | SMTSIG2PPS          | RB5                     |                             | •     | •     |             | •     |       | •     |       |
| CWG1IN            | CWG1PPS             | RB0                     |                             | •     | •     |             | •     |       | •     |       |
| CWG2IN            | CWG2PPS             | RB1                     |                             | •     | •     |             | •     |       | •     |       |
| CWG3IN            | CWG3PPS             | RB2                     |                             | •     | •     |             | •     |       | •     |       |
| MDCARL            | MDCARLPPS           | RA3                     | •                           |       | •     | •           |       |       | •     |       |
| MDCARH            | MDCARHPPS           | RA4                     | •                           |       | •     | •           |       |       | •     |       |
| MDMSRC            | MDSRCPPS            | RA5                     | •                           |       | •     | •           |       |       | •     |       |
| CLCIN0            | CLCIN0PPS           | RA0                     | •                           |       | •     | •           |       | •     |       |       |
| CLCIN1            | CLCIN1PPS           | RA1                     | •                           |       | •     | •           |       | •     |       |       |
| CLCIN2            | CLCIN2PPS           | RB6                     |                             | •     | •     |             | •     |       | •     |       |

# PIC16(L)F18855/75

**REGISTER 14-2: PMD1: PMD CONTROL REGISTER 1**

|         |         |         |         |         |         |         |         |
|---------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| NCOMD   | TMR6MD  | TMR5MD  | TMR4MD  | TMR3MD  | TMR2MD  | TMR1MD  | TMR0MD  |
| bit 7   |         |         |         |         |         |         | bit 0   |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

q = Value depends on condition

bit 7      **NCOMD:** Disable Numerically Control Oscillator bit

1 = NCO1 module disabled

0 = NCO1 module enabled

bit 6      **TMR6MD:** Disable Timer TMR6

1 = TMR6 module disabled

0 = TMR6 module enabled

bit 5      **TMR5MD:** Disable Timer TMR5

1 = TMR5 module disabled

0 = TMR5 module enabled

bit 4      **TMR4MD:** Disable Timer TMR4

1 = TMR4 module disabled

0 = TMR4 module enabled

bit 3      **TMR3MD:** Disable Timer TMR3

1 = TMR3 module disabled

0 = TMR3 module enabled

bit 2      **TMR2MD:** Disable Timer TMR2

1 = TMR2 module disabled

0 = TMR2 module enabled

bit 1      **TMR1MD:** Disable Timer TMR1

1 = TMR1 module disabled

0 = TMR1 module enabled

bit 0      **TMR0MD:** Disable Timer TMR0

1 = TMR0 module disabled

0 = TMR0 module enabled

# PIC16(L)F18855/75

**TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE**

| Name     | Bit 7  | Bit 6  | Bit 5      | Bit 4   | Bit 3        | Bit 2    | Bit 1       | Bit 0   | Register on page |
|----------|--------|--------|------------|---------|--------------|----------|-------------|---------|------------------|
| FVRCON   | FVREN  | FVRRDY | TSEN       | TSRNG   | CDAFVR<1:0>  |          | ADFVR<1:0>  |         | 269              |
| ADREF    |        |        |            | ADNREF  |              |          | ADPREF<1:0> |         | 362              |
| ADPCH    |        |        | ADPCH<5:0> |         |              |          |             |         | 363              |
| CM1CON1  | —      | —      | —          | —       | —            | —        | INTP        | INTN    | 280              |
| CM1NSEL  | —      | —      | —          | —       | —            | NCH<2:0> |             |         | 281              |
| CM1PSEL  | —      | —      | —          | —       | —            | PCH<2:0> |             |         | 281              |
| CM2CON1  | —      | —      | —          | —       | —            | —        | INTP        | INTN    | 280              |
| CM2NSEL  | —      | —      | —          | —       | —            | NCH<2:0> |             |         | 281              |
| CM2PSEL  | —      | —      | —          | —       | —            | PCH<2:0> |             |         | 281              |
| DAC1CON0 | DAC1EN | —      | DAC1OE1    | DAC1OE2 | DAC1PSS<1:0> |          | —           | DAC1NSS | 389              |

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used with the Fixed Voltage Reference.

# PIC16(L)F18855/75

## REGISTER 29-3: TxHLT: TIMERx HARDWARE LIMIT CONTROL REGISTER

| R/W-0/0                 | R/W-0/0              | R/W-0/0                  | R/W-0/0                     | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------------------------|----------------------|--------------------------|-----------------------------|---------|---------|---------|---------|
| PSYNC <sup>(1, 2)</sup> | CKPOL <sup>(3)</sup> | CKSYNC <sup>(4, 5)</sup> | MODE<4:0> <sup>(6, 7)</sup> |         |         |         |         |
| bit 7                   |                      |                          |                             |         |         |         | bit 0   |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set


'0' = Bit is cleared

- bit 7      **PSYNC:** Timerx Prescaler Synchronization Enable bit<sup>(1, 2)</sup>  
1 = TMRx Prescaler Output is synchronized to Fosc/4  
0 = TMRx Prescaler Output is not synchronized to Fosc/4
- bit 6      **CKPOL:** Timerx Clock Polarity Selection bit<sup>(3)</sup>  
1 = Falling edge of input clock clocks timer/prescaler  
0 = Rising edge of input clock clocks timer/prescaler
- bit 5      **CKSYNC:** Timerx Clock Synchronization Enable bit<sup>(4, 5)</sup>  
1 = ON register bit is synchronized to TMR2\_clk input  
0 = ON register bit is not synchronized to TMR2\_clk input
- bit 4-0    **MODE<4:0>:** Timerx Control Mode Selection bits<sup>(6, 7)</sup>  
See Table 29-1.

- Note 1:** Setting this bit ensures that reading TMRx will return a valid value.
- 2:** When this bit is '1', Timer2 cannot operate in Sleep mode.
- 3:** CKPOL should not be changed while ON = 1.
- 4:** Setting this bit ensures glitch-free operation when the ON is enabled or disabled.
- 5:** When this bit is set then the timer operation will be delayed by two TMRx input clocks after the ON bit is set.
- 6:** Unless otherwise indicated, all modes start upon ON = 1 and stop upon ON = 0 (stops occur without affecting the value of TMRx).
- 7:** When TMRx = PRx, the next clock clears TMRx, regardless of the operating mode.

# PIC16(L)F18855/75

**FIGURE 31-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION**



## 31.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- MSSP Control register 1 (SSPxCON1)
- MSSP Control register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- MSSP Shift register (SSPxSR)  
(Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 31.7 “Baud Rate Generator”**.

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

# PIC16(L)F18855/75

## 31.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

## 31.3 I<sup>2</sup>C MODE OVERVIEW

The Inter-Integrated Circuit (I<sup>2</sup>C) bus is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- Serial Clock (SCL)
- Serial Data (SDA)

Figure 31-11 shows the block diagram of the MSSP module when operating in I<sup>2</sup>C mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 31-11 shows a typical connection between two processors configured as master and slave devices.

The I<sup>2</sup>C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode  
(master is transmitting data to a slave)
- Master Receive mode  
(master is receiving data from a slave)
- Slave Transmit mode  
(slave is transmitting data to a master)
- Slave Receive mode  
(slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

**FIGURE 31-11: I<sup>2</sup>C MASTER/SLAVE CONNECTION**



The Acknowledge bit ( $\overline{\text{ACK}}$ ) is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.



## 31.6 I<sup>2</sup>C Master Mode

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPxCON1 register and by setting the SSPEN bit. In Master mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit, SSPxIF, to be set (SSP interrupt, if enabled):

- Start condition detected
- Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated

**Note 1:** The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queuing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur

**2:** Master mode suspends Start/Stop detection when sending the Start/Stop condition by means of the SEN/PEN control bits. The SSPxIF bit is set at the end of the Start/Stop generation when hardware clears the control bit.

### 31.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.


A Baud Rate Generator is used to set the clock frequency output on SCL. See **Section 31.7 "Baud Rate Generator"** for more detail.

# PIC16(L)F18855/75

## 31.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 31-25).

**FIGURE 31-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION**



## 31.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.

**Note:** Because queuing of events is not allowed, writing to the lower five bits of SSPxCON2 is disabled until the Start condition is complete.

# PIC16(L)F18855/75

## REGISTER 31-3: SSPxCON2: SSPx CONTROL REGISTER 2 (I<sup>2</sup>C MODE ONLY)<sup>(1)</sup>

|         |           |         |            |            |            |            |            |
|---------|-----------|---------|------------|------------|------------|------------|------------|
| R/W-0/0 | R/HS/HC-0 | R/W-0/0 | R/S/HC-0/0 | R/S/HC-0/0 | R/S/HC-0/0 | R/S/HC-0/0 | R/S/HC-0/0 |
| GCEN    | ACKSTAT   | ACKDT   | ACKEN      | RCEN       | PEN        | RSEN       | SEN        |
| bit 7   |           |         |            |            |            |            | bit 0      |

### Legend:

|                      |                      |                                                       |
|----------------------|----------------------|-------------------------------------------------------|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared | HC = Cleared by hardware S = User set                 |

- bit 7 **GCEN:** General Call Enable bit (in I<sup>2</sup>C Slave mode only)  
1 = Enable interrupt when a general call address (0x00 or 00h) is received in the SSPxSR  
0 = General call address disabled
- bit 6 **ACKSTAT:** Acknowledge Status bit (in I<sup>2</sup>C mode only)  
1 = Acknowledge was not received  
0 = Acknowledge was received
- bit 5 **ACKDT:** Acknowledge Data bit (in I<sup>2</sup>C mode only)  
In Receive mode:  
Value transmitted when the user initiates an Acknowledge sequence at the end of a receive  
1 = Not Acknowledge  
0 = Acknowledge
- bit 4 **ACKEN:** Acknowledge Sequence Enable bit (in I<sup>2</sup>C Master mode only)  
In Master Receive mode:  
1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit.  
Automatically cleared by hardware.  
0 = Acknowledge sequence idle
- bit 3 **RCEN:** Receive Enable bit (in I<sup>2</sup>C Master mode only)  
1 = Enables Receive mode for I<sup>2</sup>C  
0 = Receive idle
- bit 2 **PEN:** Stop Condition Enable bit (in I<sup>2</sup>C Master mode only)  
SCKMSSP Release Control:  
1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.  
0 = Stop condition Idle
- bit 1 **RSEN:** Repeated Start Condition Enable bit (in I<sup>2</sup>C Master mode only)  
1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.  
0 = Repeated Start condition Idle
- bit 0 **SEN:** Start Condition Enable/Stretch Enable bit  
In Master mode:  
1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.  
0 = Start condition Idle  
In Slave mode:  
1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)  
0 = Clock stretching is disabled

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the IDLE mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

# PIC16(L)F18855/75

## REGISTER 32-4: SMTxCLK: SMT CLOCK SELECTION REGISTER

|       |     |     |     |     |           |         |         |
|-------|-----|-----|-----|-----|-----------|---------|---------|
| U-0   | U-0 | U-0 | U-0 | U-0 | R/W-0/0   | R/W-0/0 | R/W-0/0 |
| —     | —   | —   | —   | —   | CSEL<2:0> |         |         |
| bit 7 |     |     |     |     | bit 0     |         |         |

|                      |                      |                                                       |
|----------------------|----------------------|-------------------------------------------------------|
| <b>Legend:</b>       |                      |                                                       |
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared | q = Value depends on condition                        |

bit 7-3      **Unimplemented:** Read as '0'

bit 2-0      **CSEL<2:0>:** SMT Clock Selection bits

             111 = Reference Clock Output

             110 = SOSC

             101 = MFINTOSC/16

             100 = MFINTOSC

             011 = LFINTOSC

             010 = HFINTOSC 16 MHz

             001 = Fosc

             000 = Fosc/4

## 39.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

## 39.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

## 39.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/librarian features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 39.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility