



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18875t-i-pt

TABLE 3: 40/44-PIN ALLOCATION TABLE (PIC16F18875)

0/i	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	ADC	Voltage Reference	DAC	Comparators	Zero-Cross Detect	MSSP (SPI/I ² C)	EUSART	DSM	Timers/SMT	CCP and PWM	CWG	פרכ	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
RA0	2	17	19	19	ANA0	-	_	C1IN0- C2IN0-	_	_	_	_	_	_	_	CLCIN0 ⁽¹⁾	_	_	IOCA0	_
RA1	3	18	20	20	ANA1	_	_	C1IN1- C2IN1-	_	_	_	_	_	_	_	CLCIN1 ⁽¹⁾	_	_	IOCA1	_
RA2	4	19	21	21	ANA2	VREF-	DAC1OUT1	C1IN0+ C2IN0+	_	-	_	_	_	_	_	_	_	_	IOCA2	_
RA3	5	20	22	22	ANA3	VREF+	_	C1IN1+	_		_	MDCARL ⁽¹⁾	_	_	_	_	_	_	IOCA3	_
RA4	6	21	23	23	ANA4	_	_	_	_	_	_	MDCARH ⁽¹⁾	T0CKI ⁽¹⁾	CCP5 ⁽¹⁾	_	_	_	_	IOCA4	_
RA5	7	22	24	24	ANA5	_	_	_	_	SS1 ⁽¹⁾	_	MDSRC ⁽¹⁾	_	_	_	_	_	_	IOCA5	_
RA6	14	29	33	31	ANA6	_	_	_	_	-	_	_	_	_	_	_	_	_	IOCA6	OSC2 CLKOUT
RA7	13	28	32	30	ANA7	_	_	_	_	_	_	_	_	_	_	_	_	_	IOCA7	OSC1 CLKIN
RB0	33	8	9	8	ANB0	_	_	C2IN1+	ZCD	SS2 ⁽¹⁾	_	_	_	CCP4 ⁽¹⁾	CWG1IN ⁽¹⁾	_	_	_	INT ⁽¹⁾ IOCB0	_
RB1	34	9	10	9	ANB1	_	_	C1IN3- C2IN3-	_	SCL2 ^(3,4) SCK2 ⁽¹⁾	_	_	_	_	CWG2IN ⁽¹⁾	_	_	_	IOCB1	_
RB2	35	10	11	10	ANB2	_	_	_	_	SDA2 ^(3,4) SDI2 ⁽¹⁾	_	_	_	_	CWG3IN ⁽¹⁾	_	_	_	IOCB2	_
RB3	36	11	12	11	ANB3	_	_	C1IN2- C2IN2-	_	_	_	_	_	_	_	_	_	_	IOCB3	_
RB4	37	12	14	14	ANB4 ADCACT ⁽¹⁾	_	_	_	_	_	_	_	T5G ⁽¹⁾ SMTWIN2 ⁽¹⁾	-	_	_	_	_	IOCB4	_
RB5	38	13	15	15	ANB5	ı	_	1	_	ı		_	T1G ⁽¹⁾ SMTSIG2 ⁽¹⁾	CCP3(1)	_	ı	_	_	IOCB5	_
RB6	39	14	16	16	ANB6	_	_	_	_	_	_	_	_	_	_	CLCIN2 ⁽¹⁾	_	_	IOCB6	ICSPCLK
RB7	40	15	17	17	ANB7	_	DAC1OUT2	_	_	_	_	_	T6IN ⁽¹⁾	_	_	CLCIN3 ⁽¹⁾	_	_	IOCB7	ICSPDAT

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which port pins may be used for this signal.

^{2:} All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

^{3:} This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

^{4:} These pins are configured for I²C logic levels.; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMbus input buffer thresholds.

TABLE 1-2: PIC16F18855 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RB2/ANB2/SDA2 ^(3,4) /SDI2 ⁽¹⁾ / CWG3IN ⁽¹⁾ /IOCB2	RB2	TTL/ST	CMOS/OD	General purpose I/O.
CWG3IN 7/IOCB2	ANB2	AN	_	ADC Channel B2 input.
	SDA2 ^(3,4)	I ² C/ SMBus	OD	MSSP2 I ² C serial data input/output.
	SDI2 ⁽¹⁾	TTL/ST	_	MSSP2 SPI serial data input.
	CWG3IN ⁽¹⁾	TTL/ST	_	Complementary Waveform Generator 3 input.
	IOCB2	TTL/ST	_	Interrupt-on-change input.
RB3/ANB3/C1IN2-/C2IN2-/IOCB3	RB3	TTL/ST	CMOS/OD	General purpose I/O.
	ANB3	AN	_	ADC Channel B3 input.
	C1IN2-	AN	_	Comparator negative input.
	C2IN2-	AN	_	Comparator negative input.
	IOCB3	TTL/ST	_	Interrupt-on-change input.
RB4/ANB4/ADCACT ⁽¹⁾ /T5G ⁽¹⁾ / SMTWIN2 ⁽¹⁾ /IOCB4	RB4	TTL/ST	CMOS/OD	General purpose I/O.
SMTWINZ***/IOCB4	ANB4	AN	_	ADC Channel B4 input.
	ADCACT ⁽¹⁾	TTL/ST	_	ADC Auto-Conversion Trigger input.
	T5G ⁽¹⁾	TTL/ST	_	Timer5 gate input.
	SMTWIN2 ⁽¹⁾	TTL/ST	_	Signal Measurement Timer 2 (SMT2) window input.
	IOCB4	TTL/ST	_	Interrupt-on-change input.
RB5/ANB5/T1G ⁽¹⁾ /SMTSIG2 ⁽¹⁾ / CCP3 ⁽¹⁾ /IOCB5	RB5	TTL/ST	CMOS/OD	General purpose I/O.
CCP3(*//IOCB5	ANB5	AN	_	ADC Channel B5 input.
	T1G ⁽¹⁾	TTL/ST	_	Timer1 gate input.
	SMTSIG2 ⁽¹⁾	TTL/ST	_	Signal Measurement Timer 2 (SMT2) signal input.
	CCP3 ⁽¹⁾	TTL/ST	CMOS/OD	Capture/compare/PWM3 (default input location for capture function).
	IOCB5	TTL/ST	_	Interrupt-on-change input.
RB6/ANB6/CLCIN2 ⁽¹⁾ /IOCB6/ICSPCLK	RB6	TTL/ST	CMOS/OD	General purpose I/O.
	ANB6	AN	_	ADC Channel B6 input.
	CLCIN2 ⁽¹⁾	TTL/ST	_	Configurable Logic Cell source input.
	IOCB6	TTL/ST	_	Interrupt-on-change input.
	ICSPCLK	ST	_	In-Circuit Serial Programming™ and debugging clock input.

 Legend:
 AN
 = Analog input or output
 CMOS
 = CMOS compatible input or output
 OD
 = Open-Drain

 TTL
 = TTL compatible input
 ST
 = Schmitt Trigger input with CMOS levels
 I²C
 = Schmitt Trigger input with I²C

 HV
 = High Voltage
 XTAL
 = Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

^{2:} All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

^{3:} This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

^{4:} These pins are configured for 1²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the 1²C specific or SMBus input buffer thresholds.

Ō
4
0
0
0
\rightarrow
ω
0
\sim
Υ
ਰ
Ø
മ
æ
C
59
\mathbf{u}

Address Bank 8	Name	PIC16(L)F18855 PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets		
	CPU CORE REGISTERS; see Table 3-2 for specifics													
40Ch	SCANLADRL						LADR<7:0>				0000 0000	0000 0000		
40Dh	SCANLADRH						LADR<15:8>				0000 0000	0000 0000		
40Eh	SCANHADRL						HADR<7:0>				1111 1111	1111 1111		
40Fh	SCANHADRH	HADR<15:8> 1111 11									1111 1111	1111 1111		
410h	SCANCON0		EN	SCANGO	BUSY	INVALID	INTM	_	MOD	0000 0-00	0000 0-00			
411h	SCANTRIG		_	TSEL<3:0>								0000		
412h	_	_				U	nimplemented				_	_		
413h	_	_				U	nimplemented				_	_		
414h	_	_				U	nimplemented				_	_		
415h	_	_				U	nimplemented				_	_		
416h	CRCDATL						DATA<7:0>				xxxx xxxx	xxxx xxxx		
417h	CRCDATH						DATA<15:8>				xxxx xxxx	xxxx xxxx		
418h	CRCACCL						ACC<7:0>				0000 0000	0000 0000		
419h	CRCACCH						ACC<15:8>				0000 0000	0000 0000		
41Ah	CRCSHIFTL						SHIFT<7:0>				0000 0000	0000 0000		
41Bh	CRCSHIFTH					;	SHIFT<15:8>				0000 0000	0000 0000		
41Ch	CRCXORL					X<7:1>	•			_	xxxx xxx-	xxxx xxx-		
41Dh	CRCXORH	RH X<15:8> xxxx									xxxx xxxx	xxxx xxxx		
41Eh	CRCCON0		EN	CRCGO	BUSY ACCM — SHIFTM FULL 000000 0000 -							000000		
41Fh	CRCCON1			DLE	EN<3:0>			PLEN<	<3:0>		0000 0000	0000 0000		

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations unimplemented, read as '0'. Legend:

Note 1: Register present on PIC16F18855/75 devices only.

Unimplemented, read as '1'.

TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Address	Name	PIC16(L)F18855	PIC16(L)F18875	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 30	(Continued)												
F24h	RC4PPS			_	_			RC4	PPS<5:0>			00 0000	uu uuuu
F25h	RC5PPS			_	-			RC5	PPS<5:0>			00 0000	uu uuuu
F26h	RC6PPS			_	_			00 0000	uu uuuu				
F27h	RC7PPS			_	_				00 0000	uu uuuu			
F001		_	Х	_	_				00 0000	uu uuuu			
F28h	RD0PPS	Х	_										
	55.4556	_	Х	_	_			00 0000	uu uuuu				
F29h	RD1PPS	Х	_				U						
FOAL	DDODDO	_	Х	_	_			00 0000	uu uuuu				
F2Ah	RD2PPS	Х	_				U	nimplemented					
FOR	DDADDA	_	Х	_	_			RD3	PPS<5:0>			00 0000	uu uuuu
F2Bh	RD3PPS	Х	_				U	nimplemented					
FOOL	DD4DD0	_	Х	_	_			RD4	PPS<5:0>			00 0000	uu uuuu
F2Ch	RD4PPS	Х	_				U	nimplemented					
E0Dh	RD5PPS	_	Х	_	_			RD5	PPS<5:0>			00 0000	uu uuuu
F2Dh	RD5PPS	Х	_				U	nimplemented					
FOFF	DDCDDC	_	Х	_	_			RD6	PPS<5:0>			00 0000	uu uuuu
F2Eh	RD6PPS	Х	_										
FOEL	DD7DD0	_	Х	_	_	RD7PPS<5:0>							uu uuuu
F2Fh	RD7PPS	Χ	_				U	nimplemented					
Fanh											00 0000	uu uuuu	
F30h	RE0PPS	Х	_				U	nimplemented					

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations unimplemented, read as '0'. Legend:

Register present on PIC16F18855/75 devices only. Note 1:

Unimplemented, read as '1'.

5.2.3 **BOR CONTROLLED BY SOFTWARE**

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

5.2.4 **BOR IS ALWAYS OFF**

When the BOREN bits of the Configuration Words are programmed to '00', the BOR is off at all times. The device start-up is not delayed by the BOR ready condition or the VDD level.


FIGURE 5-2: **BROWN-OUT SITUATIONS**



6.4.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. Therefore, the device will always be executing code while the OST is operating.





REGISTER 11-12: SCANLADRH: SCAN LOW ADDRESS HIGH BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
	LADR<15:8> ^(1,2)											
bit 7	bit 7 bit 0											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 LADR<15:8>: Scan Start/Current Address bits^(1,2)

Most Significant bits of the current address to be fetched from, value increments on each fetch of memory.

- **Note 1:** Registers SCANLADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
 - 2: While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

REGISTER 11-13: SCANLADRL: SCAN LOW ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0						
	LADR<7:0> ^(1,2)												
bit 7	bit 7 bit 0												

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

- bit 7-0 LADR<7:0>: Scan Start/Current Address bits^(1,2)
 Least Significant bits of the current address to be fetched from, value increments on each fetch of
 - memory
- **Note 1:** Registers SCANLADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
 - 2: While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

REGISTER 12-8: SLRCONA: PORTA SLEW RATE CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRA7 | SLRA6 | SLRA5 | SLRA4 | SLRA3 | SLRA2 | SLRA1 | SLRA0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 SLRA<7:0>: PORTA Slew Rate Enable bits

For RA<7:0> pins, respectively 1 = Port pin slew rate is limited 0 = Port pin slews at maximum rate

REGISTER 12-9: INLVLA: PORTA INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLA7 | INLVLA6 | INLVLA5 | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 INLVLA<7:0>: PORTA Input Level Select bits

For RA<7:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

12.11 Register Definitions: PORTD

REGISTER 12-32: PORTD: PORTD REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-0 RD<7:0>: PORTD I/O Value bits⁽¹⁾

1 = Port pin is \geq VIH 0 = Port pin is \leq VIL

Note 1: Writes to PORTD are actually written to corresponding LATD register. Reads from PORTD register is return of actual I/O pin values.

REGISTER 12-33: TRISD: PORTD TRI-STATE REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 TRISD I/O Value bits

1 = Port pin is \geq VIH 0 = Port pin is \leq VIL

12.14 PORTE Registers (PIC16(L)F18875)

12.14.1 DATA REGISTER

PORTE is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISE (Register 12-46). Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., disable the output driver). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 12.4.9 shows how to initialize PORTE.

Reading the PORTE register (Register 12-45) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATE).

The PORT data latch LATE (Register 12-47) holds the output port data, and contains the latest value of a LATE or PORTE write.

12.14.2 DIRECTION CONTROL

The TRISE register (Register 12-46) controls the PORTE pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISE register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

12.14.3 INPUT THRESHOLD CONTROL

The INLVLE register (Register 12-52) controls the input voltage threshold for each of the available PORTE input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTE register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 37-4 for more information on threshold levels.

Note:

Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

12.14.4 OPEN-DRAIN CONTROL

The ODCONE register (Register 12-50) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONE bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONE bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

Note:

It is not necessary to set open-drain control when using the pin for I²C; the I²C module controls the pin and makes the pin open-drain.

12.14.5 SLEW RATE CONTROL

The SLRCONE register (Register 12-51) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONE bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONE bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

12.14.6 ANALOG CONTROL

The ANSELE register (Register 12-48) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELE bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELE bits has no effect on digital output functions. A pin with TRIS clear and ANSELE set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:

The ANSELC bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

12.14.7 WEAK PULL-UP CONTROL

The WPUE register (Register 12-49) controls the individual weak pull-ups for each port pin.

REGISTER 15-12: IOCEF: INTERRUPT-ON-CHANGE PORTE FLAG REGISTER

U-0	U-0	U-0	U-0	R/W/HS-0/0	U-0	U-0	U-0
_	_	_	_	IOCEF3	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HS - Bit is set in hardware

bit 7-4 **Unimplemented:** Read as '0'

bit 3 **IOCEF3:** Interrupt-on-Change PORTE Flag bit

1 = An enabled change was detected on the associated pin

Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling

edge was detected on RCx.

0 = No change was detected, or the user cleared the detected change

bit 2-0 **Unimplemented:** Read as '0'

23.4.2 PRECHARGE CONTROL

The precharge stage is an optional period of time that brings the external channel and internal sample and hold capacitor to known voltage levels. Precharge is enabled by writing a non-zero value to the ADPRE register. This stage is initiated when an ADC conversion begins, either from setting the ADGO bit, a special event trigger, or a conversion restart from the computation functionality. If the ADPRE register is cleared when an ADC conversion begins, this stage is skipped.

During the precharge time, CHOLD is disconnected from the outer portion of the sample path that leads to the external capacitive sensor and is connected to either VDD or Vss, depending on the value of the ADPPOL bit of ADCON1. At the same time, the port pin logic of the selected analog channel is overridden to drive a digital high or low out, in order to precharge the outer portion of the ADC's sample path, which includes the external sensor. The output polarity of this override is also determined by the ADPPOL bit of ADCON1. The amount of time that this charging needs is controlled by the ADPRE register.

Note:

The external charging overrides the TRIS setting of the respective I/O pin. If there is a device attached to this pin, precharge should not be used.

23.4.3 ACQUISITION CONTROL

The Acquisition stage is an optional time for the voltage on the internal sample and hold capacitor to charge or discharge from the selected analog channel. This acquisition time is controlled by the ADACQ register. When ADPRE=0, acquisition starts at the beginning of conversion. When ADPRE=1, the acquisition stage begins when precharge ends.

At the start of the acquisition stage, the port pin logic of the selected analog channel is overridden to turn off the digital high/low output drivers so they do not affect the final result of the charge averaging. Also, the selected ADC channel is connected to CHOLD. This allows charge averaging to proceed between the precharged channel and the CHOLD capacitor.

Note:

When ADPRE!=0, acquisition time cannot be '0'. In this case, setting ADACQ to '0' will set a maximum acquisition time (256 ADC clock cycles). When precharge is disabled, setting ADACQ to '0' will disable hardware acquisition time control.

23.4.4 GUARD RING OUTPUTS


The purpose of the guard ring is to generate a signal in phase with the CVD sensing signal to minimize the effects of the parasitic capacitance on sensing electrodes. It also can be used as a mutual drive for mutual capacitive sensing. For more information about active guard and mutual drive, see Application Note AN1478, "mTouchTM Sensing Solution Acquisition Methods Capacitive Voltage Divider" (DS01478).

Figure 23-8 shows a typical guard ring circuit. CGUARD represents the capacitance of the guard ring trace placed on the PCB board. The user selects values for RA and RB that will create a voltage profile on CGUARD, which will match the selected acquisition channel.

The ADC has two guard ring drive outputs, ADGRDA and ADGRDB. These outputs can be routed through PPS controls to I/O pins (see **Section 13.0 "Peripheral Pin Select (PPS) Module"** for details). The polarity of these outputs are controlled by the ADGPOL and ADIPEN bits of ADCON1.

At the start of the first precharge stage, both outputs are set to match the ADGPOL bit of ADCON1. Once the acquisition stage begins, ADGRDA changes polarity, while ADGRDB remains unchanged. When performing a double sample conversion, setting the ADIPEN bit of ADCON1 causes both guard ring outputs to transition to the opposite polarity of ADGPOL at the start of the second precharge stage, and ADGRDA toggles again for the second acquisition. For more information on the timing of the guard ring output, refer to Figure 23-8 and Figure 23-9.

FIGURE 23-8: GUARD RING CIRCUIT



REGISTER 23-9: ADPRE: ADC PRECHARGE TIME CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ADPRE | E<7:0> | | | |
| bit 7 | | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 ADPRE<7:0>: Precharge Time Select bits⁽¹⁾

 $\tt11111111$ = Precharge time is 255 clocks of the selected ADC clock

11111110 = Precharge time is 254 clocks of the selected ADC clock

•

00000001 = Precharge time is 1 clock of the selected ADC clock

00000000 = Precharge time is not included in the data conversion cycle

Note 1: When FOSC is selected as the ADC clock (ADCS bit of ADCON0 = 0), both ADPRE and ADACQ are calculated using undivided FOSC, regardless of the value of the ADCLK register.

REGISTER 23-10: ADACQ: ADC ACQUISITION TIME CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ADAC | Q<7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **ADACQ<7:0>**: Acquisition (charge share time) Select bits⁽¹⁾

11111111 = Acquisition time is 255 clocks of the selected ADC clock

11111110 = Acquisition time is 254 clocks of the selected ADC clock

•

00000001= Acquisition time is 1 clock of the selected ADC clock

00000000 = Acquisition time is not included in the data conversion cycle⁽²⁾

Note 1: When FOSC is selected as the ADC clock (ADCS bit of ADCON0 = 0), both ADPRE and ADACQ are calculated using undivided FOSC, regardless of the value of the ADCLK register.

2: If ADPRE! = 0, ADAQC = 0 will instead set an Acquisition time of 256 clocks of the selected ADC clock.

29.5.9 EDGE-TRIGGERED MONOSTABLE MODES


The Edge-Triggered Monostable modes start the timer on an edge from the external Reset signal input, after the ON bit is set, and stop incrementing the timer when the timer matches the PRx period value. The following edges will start the timer:

When an Edge-Triggered Monostable mode is used in conjunction with the CCP PWM operation the PWM drive goes active with the external Reset signal edge that starts the timer, but will not go active when the timer matches the PRx value. While the timer is incrementing, additional edges on the external Reset signal will not affect the CCP PWM.

PIC16(L)F18855/75

- Rising edge (MODE<4:0> = 10001)
- Falling edge (MODE<4:0> = 10010)
- Rising or Falling edge (MODE<4:0> = 10011)

FIGURE 29-12: RISING EDGE-TRIGGERED MONOSTABLE MODE TIMING DIAGRAM (MODE = 10001)



REGISTER 29-4: TxRST: TIMER2/4/6 EXTERNAL RESET SIGNAL SELECTION REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	-			RSEL<4:0>		
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 RSEL<4:0>: Timer2 External Reset Signal Source Selection bits

11111 = Reserved

•

10010 = Reserved

10001 = LC4_out

10000 = LC3_out

01111 = LC2_out 01110 = LC1_out

01101 = ZCD1_output

01100 = C2OUT_sync

01011 = C1OUT_sync

01010 = PWM7_out

01001 = PWM6_out

01000 = CCP5_out

00111 = CCP4_out

00110 = CCP3_out

00101 = CCP2_out

00100 = CCP1_out

00011 = TMR6_postscaled⁽³⁾

00010 = TMR4_postscaled⁽²⁾

00001 = TMR2_postscaled⁽¹⁾

00000 = Pin selected by TxINPPS

Note 1: For Timer2, this bit is Reserved.

2: For Timer4, this bit is Reserved.

3: For Timer6, this bit is Reserved.

31.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<3:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- · Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRISx register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- · SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding TRIS bit cleared
- SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various Status conditions.





33.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUD1CON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Figure 33-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 33-1. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH

and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.


- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 33.3.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 33-1: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

FIGURE 33-6: AUTOMATIC BAUD RATE CALIBRATION



REGISTER 34-2: CLKRCLK: CLOCK REFERENCE CLOCK SELECTION REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	_		CLKRCI	_K<3:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 Unimplemented: Read as '0' bit 3-0 CLKRCLK<3:0>: CLKR Input bits

Clock Selection
1111 = Reserved

•

1010 = Reserved

1001 = LC4 out

1000 = LC3_out

0111 **= LC2_out**

0110 = LC1_out

0101 = NCO output

0100 = SOSC

0011 = MFINTOSC

0010 = LFINTOSC

0001 = HFINTOSC

0000 = FOSC

TABLE 34-1: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK REFERENCE OUTPUT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CLKRCON	CLKREN	_	_	CLKRD	CLKRDC<1:0> CLKRDIV<2:0>				584
CLKRCLK	_	_	_	- CLKRCLK<3:0>				585	
CLCxSELy	_	_	_			LCxDyS<	4:0>		329
MDCARH	_	_	_	_		MD	CHS<3:0>		400
MDCARL	_	_	_	— MDCLS<3:0>				401	
RxyPPS	_	_	_	RxyPPS<4:0>				250	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the CLKR module.

FIGURE 35-2: PICkit™ PROGRAMMER STYLE CONNECTOR INTERFACE




FIGURE 35-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING




TABLE 37-9: PLL SPECIFICATIONS

Standar	Standard Operating Conditions (unless otherwise stated) VDD ≥ 2.5V										
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions				
PLL01	FPLLIN	PLL Input Frequency Range	4	_	8	MHz					
PLL02	FPLLOUT	PLL Output Frequency Range	16	_	32	MHz	Note 1				
PLL03	TPLLST	PLL Lock Time from Start-up	_	200	_	μS					
PLL04	FPLLJIT	PLL Output Frequency Stability (Jitter)	-0.25	_	0.25	%					

^{*} These parameters are characterized but not tested.

Note 1: The output frequency of the PLL must meet the Fosc requirements listed in Parameter D002.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.