



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f1601vn020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



External Pin Reset)
Stop Mode Recovery)
Stop Mode Recovery Using Watch-Dog Timer Time-Out 29)
Stop Mode Recovery Using a GPIO Port Pin Transition 30)
Low-Power Modes	L
Overview	l
Stop Mode	l
Halt Mode	L
General-Purpose I/O 33	3
Overview	3
GPIO Port Availability By Device	3
Architecture	1
GPIO Alternate Functions 34	ł
GPIO Interrupts	5
GPIO Control Register Definitions	5
Port A-H Address Registers	1
Port A-H Control Registers	3
Port A-H Input Data Registers	2
Port A-H Output Data Register 43	3
Interrupt Controller	l
Overview	1
Interrupt Vector Listing	ł
Architecture	5
Operation	5
Master Interrupt Enable 46	5
Interrupt Vectors and Priority 47	1
Interrupt Assertion Types 47	1
Interrupt Control Register Definitions	3
Interrupt Request 0 Register	3
Interrupt Request 1 Register 49)
Interrupt Request 2 Register 50)
IRQ0 Enable High and Low Bit Registers	L
IRQ1 Enable High and Low Bit Registers	2
IRQ2 Enable High and Low Bit Registers	3
Interrupt Edge Select Register 54	ł
Interrupt Port Select Register 55	5
Interrupt Control Register 56	5
Timers	1
Overview	7
Architecture	1
Operation	3



List of Tables

Table 1.	Z8F640x Family Part Selection Guide2
Table 2.	Z8F640x Family Package Options
Table 3.	Signal Descriptions
Table 4.	Pin Characteristics of the Z8F640x family 15
Table 5.	Z8F640x Family Program Memory Maps 18
Table 6.	Z8F640x Family Data Memory Maps 19
Table 7.	Register File Address Map 20
Table 8.	Reset and STOP Mode Recovery Characteristics
	and Latency
Table 9.	Reset Sources and Resulting Reset Type
Table 10.	STOP Mode Recovery Sources and Resulting Action $\dots 29$
Table 11.	Port Availability by Device and Package Type
Table 12.	Port Alternate Function Mapping
Table 13.	Port A-H GPIO Address Registers (PxADDR) 37
Table 14.	GPIO Port Registers and Sub-Registers
Table 15.	Port A-H Control Registers (PxCTL)
Table 16.	Port A-H Data Direction Sub-Registers 39
Table 17.	Port A-H Alternate Function Sub-Registers
Table 18.	Port A-H Output Control Sub-Registers
Table 19.	Port A-H High Drive Enable Sub-Registers
Table 20.	Port A-H Input Data Registers (PxIN)
Table 21.	Port A-H STOP Mode Recovery Source Enable
	Sub-Registers
Table 22.	Port A-H Output Data Register (PxOUT)
Table 23.	Interrupt Vectors in Order of Priority
Table 24.	Interrupt Request 0 Register (IRQ0)
Table 25.	Interrupt Request 1 Register (IRQ1)
Table 26.	Interrupt Request 2 Register (IRQ2)
Table 27.	IRQ0 Enable and Priority Encoding
Table 28.	IRQ0 Enable High Bit Register (IRQ0ENH) 51
Table 29.	IRQ0 Enable Low Bit Register (IRQ0ENL) $\dots 52$
Table 30.	IRQ1 Enable and Priority Encoding $\hdots52$
Table 31.	IRQ1 Enable Low Bit Register (IRQ1ENL) 53



Braces

The curly braces, { }, indicate a single register or bus created by concatenating some combination of smaller registers, buses, or individual bits.

• Example: the 12-bit register address {0H, RP[7:4], R1[3:0]} is composed of a 4-bit hexadecimal value (0H) and two 4-bit register values taken from the Register Pointer (RP) and Working Register R1. 0H is the most significant nibble (4-bit value) of the 12-bit register, and R1[3:0] is the least significant nibble of the 12-bit register.

Parentheses

The parentheses, (), indicate an indirect register address lookup.

• Example: (R1) is the memory location referenced by the address contained in the Working Register R1.

Parentheses/Bracket Combinations

The parentheses, (), indicate an indirect register address lookup and the square brackets, [], indicate a register or bus.

• *Example:* assume PC[15:0] contains the value 1234h. (PC[15:0]) then refers to the contents of the memory location at address 1234h.

Use of the Words Set, Reset and Clear

The word *set* implies that a register bit or a condition contains a logical 1. The words re*set* or *clear* imply that a register bit or a condition contains a logical 0. When either of these terms is followed by a number, the word *logical* may not be included; however, it is implied.

Notation for Bits and Similar Registers

A field of bits within a register is designated as: Register[*n*:*n*].

• Example: ADDR[15:0] refers to bits 15 through bit 0 of the Address.

Use of the Terms LSB, MSB, Isb, and msb

In this document, the terms *LSB* and *MSB*, when appearing in upper case, mean *least significant byte* and *most significant byte*, respectively. The lowercase forms, *lsb* and *msb*, mean *least significant bit* and *most significant bit*, respectively.

Use of Initial Uppercase Letters

Initial uppercase letters designate settings, modes, and conditions in general text.

- Example 1: Stop mode.
- Example 2: The receiver forces the SCL line to Low.
- The Master can generate a Stop condition to abort the transfer.



Pin Configurations

Figures 56 through 61 illustrate the pin configurations for all of the packages available in the Z8 Encore!® MCU family. Refer to Table 2 for a description of the signals.



Note: Timer 3 is not supported.

Figure 56. Z8Fxx01 in 40-Pin Dual Inline Package (DIP)

* T2OUT is not supported.



Reset and Stop Mode Recovery

Overview

The Reset Controller within the Z8F640x family devices controls Reset and STOP Mode Recovery operation. In typical operation, the following events cause a Reset to occur:

- Power-On Reset (POR)
- Voltage Brown-Out (VBO)
- Watch-Dog Timer time-out (when configured via the WDT_RES Option Bit to initiate a reset)
- External **RESET** pin assertion
- On-Chip Debugger initiated Reset (OCDCTL[1] set to 1)

When the Z8F640x family device is in Stop mode, a Stop Mode Recovery is initiated by either of the following:

- Watch-Dog Timer time-out
- GPIO Port input pin transition on an enabled Stop Mode Recovery source
- DBG pin driven Low

Reset Types

The Z8F640x family provides several different types of Reset operation. Stop Mode Recovery is considered a form of Reset. The type of Reset is a function of both the current operating mode of the Z8F640x family device and the source of the Reset. Table 7 lists the types of Reset and their operating characteristics. The System Reset is longer than the Short Reset to allow additional time for external oscillator start-up.

Table 7	. Reset a	nd Stop	Mode	Recovery	Characteristics a	and Latency
---------	-----------	---------	------	----------	-------------------	-------------

	Reset Characteristics and Latency							
Reset Type	Control Registers	eZ8 CPU	Reset Latency (Delay)					
System Reset	Reset (as applicable)	Reset	514 WDT Oscillator cycles + 16 System Clock cycles					
Short Reset	Reset (as applicable)	Reset	66 WDT Oscillator cycles + 16 System Clock cycles					
Stop Mode Recovery	Unaffected, except WDT_CTL register	Reset	514 WDT Oscillator cycles + 16 System Clock cycles					



Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) register (Table 25) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ2 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1 register to determine if any interrupt requests are pending.

Table 25. Interrupt Request 2 Register (IRQ2)

BITS	7	6	5	4	3	2	1	0	
FIELD	T3I	U1RXI	UITXI	DMAI	PC3I	PC2I	PC1I	PC0I	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADDR	FC6H								

T3I—Timer 3 Interrupt Request

- 0 = No interrupt request is pending for Timer 3.
- 1 = An interrupt request from Timer 3 is awaiting service.

U1RXI—UART 1 Receive Interrupt Request

- 0 = No interrupt request is pending for the UART1 receiver.
- 1 = An interrupt request from UART1 receiver is awaiting service.
- U1TXI-UART 1 Transmit Interrupt Request
- 0 = No interrupt request is pending for the UART 1 transmitter.
- 1 = An interrupt request from the UART 1 transmitter is awaiting service.

DMAI—DMA Interrupt Request

- 0 = No interrupt request is pending for the DMA.
- 1 = An interrupt request from the DMA is awaiting service.

PCxI—Port C Pin x Interrupt Request

- 0 = No interrupt request is pending for GPIO Port C pin *x*.
- 1 = An interrupt request from GPIO Port C pin x is awaiting service.

where *x* indicates the specific GPIO Port C pin number (0 through 3).



BITS	7	6	5	4	3	2	1	0		
FIELD	Reserved									
RESET	0	0 0 0 0 0 0 0						0		
R/W	R R R R R R R									
ADDR	F44H and F4CH									

Table 53. UARTx Status 1 Register (UxSTAT1)

Reserved

These bits are reserved and must be 0.

MPRX—Multiprocessor Receive

This status bit is for the receiver and reflects the actual status of the last multiprocessor bit received. Reading from the UART Data register resets this bit to 0.

UARTx Control 0 and Control 1 Registers

The UART*x* Control 0 and Control 1 registers (Tables 54 and 55) configure the properties of the UART's transmit and receive operations. The UART Control registers must ben be written while the UART is enabled.

BITS	7	6	5	4	3	2	1	0	
FIELD	TEN	REN	CTSE	PEN	PSEL	SBRK	STOP	LBEN	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADDR	F42H and F4AH								

Table 54. UARTx Control 0 Register (UxCTL0)

TEN—Transmit Enable

This bit enables or disables the transmitter. The enable is also controlled by the $\overline{\text{CTS}}$ signal and the CTSE bit. If the $\overline{\text{CTS}}$ signal is low and the CTSE bit is 1, the transmitter is enabled.

0 = Transmitter disabled.

1 = Transmitter enabled.

REN—Receive Enable

This bit enables or disables the receiver.

- 0 = Receiver disabled.
- 1 =Receiver enabled.

ZiLOG

Serial Peripheral Interface

Overview

The Serial Peripheral Interface[™] (SPI) is a synchronous interface allowing several SPItype devices to be interconnected. SPI-compatible devices include EEPROMs, Analog-to-Digital Converters, and ISDN devices. Features of the SPI include:

- Full-duplex, synchronous, character-oriented communication
- Four-wire interface
- Data transfers rates up to a maximum of one-fourth the system clock frequency
- Error detection
- Write and mode collision detection
- Dedicated Baud Rate Generator

Architecture

The SPI may be configured as either a Master (in single or multi-master systems) or a Slave as illustrated in Figures 74 through 76.



Figure 74. SPI Configured as a Master in a Single Master, Single Slave System



SPI Baud Rate High and Low Byte Registers

The SPI Baud Rate High and Low Byte registers combine to form a 16-bit reload value, BRG[15:0], for the SPI Baud Rate Generator. The reload value must be greater than or equal to 0002H for proper SPI operation (maximum baud rate is system clock frequency divided by 4). The SPI baud rate is calculated using the following equation:

SPI Baud Rate (bits/s) = $\frac{\text{System Clock Frequency (Hz)}}{2 \times \text{BRG}[15:0]}$

BITS	7	6	5	4	3	2	1	0			
FIELD	BRH										
RESET	1	1 1 1 1 1 1 1 1									
R/W	R/W	R/W R/W R/W R/W R/W R/W									
ADDR		F66H									

 Table 64. SPI Baud Rate High Byte Register (SPIBRH)

BRH = SPI Baud Rate High Byte

Most significant byte, BRG[15:8], of the SPI Baud Rate Generator's reload value.

Table 65. SPI Baud Rate Low Byte Register (SPIBRL)

BITS	7	6	5	4	3	2	1	0		
FIELD	BRL									
RESET	1	1 1 1 1 1 1 1 1								
R/W	R/W	R/W R/W								
ADDR	F67H									

BRL = SPI Baud Rate Low Byte

Least significant byte, BRG[7:0], of the SPI Baud Rate Generator's reload value.



- 14. Software responds by setting the STOP bit of the I^2C Control register.
- 15. If no new data is to be sent or address is to be sent, software responds by clearing the TXI bit of the I^2C Control register.
- 16. The I²C Controller completes transmission of the data on the SDA signal.
- 17. The I^2C Controller sends the STOP condition to the I^2C bus.

Writing a Transaction with a 10-Bit Address

- 1. The I^2C Controller shifts the I^2C Shift register out onto SDA signal.
- The I²C Controller waits for the slave to send an Acknowledge (by pulling the SDA signal Low). If the slave pulls the SDA signal High (Not-Acknowledge), the I²C Controller sends a Stop signal.
- 3. If the slave needs to service an interrupt, it pulls the SCL signal low, which halts I²C operation.
- 4. If there is no other data in the I²C Data register or the STOP bit in the I²C Control register is set by software, then the Stop signal is sent.

The data transfer format for a 10-bit addressed slave is illustrated in the figure below. Shaded regions indicate data transferred from the I^2C Controller to slaves and unshaded regions indicate data transferred from the slaves to the I^2C Controller.

s	Slave Address 1st 7 bits	W=0	A	Slave Address 2nd Byte	A	Data	A	Data	A/A	Ρ	
---	-----------------------------	-----	---	---------------------------	---	------	---	------	-----	---	--

Figure 80. 10-Bit Addressed Slave Data Transfer Format

The first seven bits transmitted in the first byte are 11110XX. The two bits XX are the two most-significant bits of the 10-bit address. The lowest bit of the first byte transferred is the write signal. The transmit operation is carried out in the same manner as 7-bit addressing.

The data transfer format for a transmit operation on a 10-bit addressed slave is as follows:

- 1. Software asserts the IEN bit in the I^2C Control register.
- 2. Software asserts the TXI bit of the I^2C Control register to enable Transmit interrupts.
- 3. The I^2C interrupt asserts because the I^2C Data register is empty.
- 4. Software responds to the TDRE bit by writing the first slave address byte. The leastsignificant bit must be 0 for the write operation.
- 5. Software asserts the START bit of the I²C Control register.
- 6. The I^2C Controller sends the START condition to the I^2C slave.



BITS	7	6	5	4	3	2	1	0			
FIELD	DMA_START										
RESET	Х	X X X X X X X X									
R/W	R/W	R/W R/W R/W R/W R/W R/W									
ADDR	FB3H, FHBH										

Table 74. DMAx Start/Current Address Low Byte Register (DMAxSTART)

DMA_START—DMAx Start/Current Address Low

These bits, with the four lower bits of the DMAx_H register, form the 12-bit Start/Current address. The full 12-bit address is given by {DMA_START_H[3:0], DMA_START[7:0]}.

DMAx End Address Low Byte Register

The DMAx End Address Low Byte register, in conjunction with the DMAx_H register, forms a 12-bit End Address.

BITS	7	6	5	4	3	2	1	0
FIELD	DMA_END							
RESET	Х	Х	Х	Х	Х	Х	Х	Х
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				FB4H,	FBCH			

Table 75. DMAx End Address Low Byte Register (DMAxEND)

DMA_END—DMAx End Address Low

These bits, with the four upper bits of the DMAx_H register, form a 12-bit address. This address is the ending location of the DMAx transfer. The full 12-bit address is given by {DMA_END_H[3:0], DMA_END[7:0]}.

DMA_ADC Address Register

The DMA_ADC Address register points to a block of the Register File to store ADC conversion values as illustrated in Table 76. This register contains the seven most-significant bits of the 12-bit Register File addresses. The five least-significant bits are calculated from the ADC Analog Input number (5-bit base address is equal to twice the ADC Analog Input number). The 10-bit ADC conversion data is stored as two bytes with the most significant byte of the ADC data stored at the even numbered Register File address.



Flash Status Register

The Flash Status register indicates the current state of the Flash Controller. This register can be read at any time. The Read-only Flash Status Register shares its Register File address with the Write-only Flash Control Register.

Table	86.	Flash	Status	Register	(FSTAT)
-------	-----	-------	--------	----------	---------

BITS	7	6	5	4	3	2	1	0
FIELD	Rese	erved			FST	ГАТ		
RESET	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
ADDR				FF	'8H			

Reserved

These bits are reserved and must be 0.

FSTAT—Flash Controller Status

000000 = Flash Controller locked.

000001 = First unlock command received.

000010 = Flash Controller unlocked (second unlock command received).

001xxx = Program operation in progress.

010xxx = Page erase operation in progress.

100xxx = Mass erase operation in progress.



Program Memory Address 0000H

BITS	7	6	5	4	3	2	1	0
FIELD	WDT_RES	WDT_AO		Reserved		RP	FHSWP	FWP
RESET	U	U	U	U	U	U	U	U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	Program Memory 0000H							
Note: U = Unchanged by Reset. R/W = Read/Write.								

Table 90. Option Bits At Program Memory Address 0000H

WDT_RES—Watch-Dog Timer Reset

0 = Watch-Dog Timer time-out generates an interrupt request. Interrupts must be globally enabled for the eZ8 CPU to acknowledge the interrupt request.

1 = Watch-Dog Timer time-out causes a Short Reset. This setting is the default for unprogrammed (erased) Flash.

WDT_AO—Watch-Dog Timer Always On

0 = Watch-Dog Timer is automatically enabled upon application of system power. Watch-Dog Timer can not be disabled.

1 = Watch-Dog Timer is enabled upon execution of the WDT instruction. Once enabled, the Watch-Dog Timer can only be disabled by a Reset or Stop Mode Recovery. This setting is the default for unprogrammed (erased) Flash.

Reserved

These Option Bits are reserved for future use and must always be set to 1. This setting is the default for unprogrammed (erased) Flash.

RP-Read Protect

0 = User program code is inaccessible. Limited control features are available through the On-Chip Debugger.

1 = User program code is accessible. All On-Chip Debugger commands are enabled. This setting is the default for unprogrammed (erased) Flash.



• Write Watchpoint (20H)—The Write Watchpoint command sets and configures the debug Watchpoint. If the Z8F640x family device is not in Debug mode or the Read Protect Option Bit is enabled, the WPTCTL bits are all set to zero.

```
DEG <-- 20H
DEG <-- WPTCTL[7:0]
DEG <-- WPTADDR[7:0]
DEG <-- WPTDATA[7:0]
```

• **Read Watchpoint (21H)**—The Read Watchpoint command reads the current Watchpoint registers.

```
DBG <-- 21H
DBG --> WPTCTL[7:0]
DBG --> WPTADDR[7:0]
DBG --> WPTDATA[7:0]
```

On-Chip Debugger Control Register Definitions

OCD Control Register

The OCD Control register controls the state of the On-Chip Debugger. This register enters or exits Debug mode and enables the BRK instruction. It can also reset the Z8F640x family device.

A "reset and stop" function can be achieved by writing 81H to this register. A "reset and go" function can be achieved by writing 41H to this register. If the Z8F640x family device is in Debug mode, a "run" function can be implemented by writing 40H to this register.

BITS	7	6	5	4	3	2	1	0
FIELD	DBGMODE	BRKEN	DBGACK		Rese	erved		RST
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R	R	R	R	R/W

Table 94. OCD Control Register (OCDCTL)

DBGMODE—Debug Mode

Setting this bit to 1 causes the Z8F640x family device to enter Debug mode. When in Debug mode, the eZ8 CPU stops fetching new instructions. Clearing this bit causes the eZ8 CPU to start running again. This bit is automatically set when a BRK instruction is decoded and Breakpoints are enabled or when a Watchpoint Debug Break is detected. If the Read Protect Option Bit is enabled, this bit can only be cleared by resetting the Z8F640x family device, it cannot be written to 0.

0 = The Z8F640x family device is operating in normal mode.

1 = The Z8F640x family device is in Debug mode.



On-Chip Oscillator

The Z8F640x family devices feature an on-chip oscillator for use with an external 1-20MHz crystal. This oscillator generates the primary system clock for the internal eZ8 CPU and the majority of the on-chip peripherals. Alternatively, the X_{IN} input pin can also accept a CMOS-level clock input signal (32kHz-20MHz). If an external clock generator is used, the X_{OUT} pin must be left unconnected. The Z8F640x family device does *not* contain in internal clock divider. The frequency of the signal on the X_{IN} input pin determines the frequency of the system clock. The Z8F640x family device on-chip oscillator does not support external RC networks or ceramic resonators.

20MHz Crystal Oscillator Operation

Figure 90 illustrates a recommended configuration for connection with an external 20MHz, fundamental-mode, parallel-resonant crystal. Recommended crystal specifications are provided in Table 99. Resistor R₁ limits total power dissipation by the crystal. Printed circuit board layout should add no more than 4pF of stray capacitance to either the X_{IN} or X_{OUT} pins. If oscillation does not occur, reduce the values of capacitors C₁ and C₂ to decrease loading.







Figure 92. Nominal Halt Mode ICC Versus System Clock Frequency



SPI Slave Mode Timing

Figure 97 and Table 111 provide timing information for the SPI slave mode pins. Timing is shown with SCK rising edge used to source MISO output data, SCK falling edge used to sample MOSI input data.



Figure 97. SPI Slave Mode Timing

Table 111. SPI Slave Mode Timing

		Delay (ns)		
Parameter	Abbreviation	Minimum	Maximum	
T ₁	SCK (transmit edge) to MISO output Valid Delay	2 * Xin period	3 * Xin period + 20 nsec	
T ₂	MOSI input to SCK (receive edge) Setup Time	0		
T ₃	MOSI input to SCK (receive edge) Hold Time	3 * Xin period		
T ₄	SS input assertion to SCK setup	1 * Xin period		



Abbreviation	Description	Abbreviation	Description
b	Bit position	IRR	Indirect Register Pair
сс	Condition code	р	Polarity (0 or 1)
X	8-bit signed index or displacement	r	4-bit Working Register
DA	Destination address	R	8-bit register
ER	Extended Addressing register	r1, R1, Ir1, Irr1, IR1, rr1, RR1, IRR1, ER1	Destination address
IM	Immediate data value	r2, R2, Ir2, Irr2, IR2, rr2, RR2, IRR2, ER2	Source address
Ir	Indirect Working Register	RA	Relative
IR	Indirect register	rr	Working Register Pair
Irr	Indirect Working Register Pair	RR	Register Pair

Table 127. Opcode Map Abbreviations



For valuable information about hardware and software development tools, visit the ZiLOG web site at <u>www.zilog.com</u>. The latest released version of ZDS can be downloaded from this site.

Part Number Description

ZiLOG part numbers consist of a number of components, as indicated in the following examples:

ZiLOG Base Products			
Z8	ZiLOG 8-bit microcontroller product		
F6	Flash Memory		
64	Program Memory Size		
01	Device Number		
А	Package		
N	Pin Count		
020	Speed		
S	Temperature Range		
С	Environmental Flow		

Packages	A = LQFP S = SOIC H = SSOP
	P = PDIP $V = PLCC$ $F = QFP$
Pin Count	H = 20 pins $J = 28 pins$ $M = 40 pins$ $N = 44 pins$ $R = 64 pins$ $S = 68 pins$ $T = 80 pins$
Speed	$020 = 20 \mathrm{MHz}$
Temperature	$S = 0^{\circ}C \text{ to } +70^{\circ}C$ $E = -40^{\circ}C \text{ to } +105^{\circ}C$
Environmental Flow	C = Plastic-Standard

Example: Part number Z8F06401AN020SC is an 8-bit microcontroller product in an LQFP package, using 44 pins, operating with a maximum 20MHz external clock frequency over a 0°C to +70°C temperature range and built using the Plastic-Standard environmental flow.



Index

Symbols

185 % 185 @ 185

Numerics

10-bit ADC 4
40-lead plastic dual-inline package 206
44-lead low-profile quad flat package 207
44-lead plastic lead chip carrier package 207
64-lead low-profile quad flat package 208
68-lead plastic lead chip carrier package 209
80-lead quad flat package 210

A

absolute maximum ratings 167 AC characteristics 172 ADC 187 architecture 132 automatic power-down 133 block diagram 133 continuous conversion 134 control register 135 control register definitions 135 data high byte register 137 data low bits register 137 DMA control 135 electrical characteristics and timing 174 operation 133 single-shot conversion 133 ADCCTL register 135 ADCDH register 137 ADCDL register 137 **ADCX 187** ADD 187 add - extended addressing 187 add with carry 187 add with carry - extended addressing 187

additional symbols 185 address space 17 ADDX 187 analog signals 14 analog-to-digital converter (ADC) 132 AND 190 ANDX 190 arithmetic instructions 187 assembly language programming 182 assembly language syntax 183

B

B 185 b 184 baud rate generator, UART 85 **BCLR 188** binary number suffix 185 **BIT 188** bit 184 clear 188 manipulation instructions 188 set 188 set or clear 188 swap 188 test and jump 190 test and jump if non-zero 190 test and jump if zero 190 bit jump and test if non-zero 190 bit swap 191 block diagram 3 block transfer instructions 188 **BRK 190 BSET 188** BSWAP 188, 191 **BTJ 190 BTJNZ 190 BTJZ 190**

С

CALL procedure 190 capture mode 71 capture/compare mode 71