

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f1601vn020sc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



iv

External Pin Reset	
Stop Mode Recovery	
Stop Mode Recovery Using Watch-Dog Timer Time-Out	
Stop Mode Recovery Using a GPIO Port Pin Transition	. 30
Low-Power Modes	. 31
Overview	. 31
Stop Mode	. 31
Halt Mode	. 31
General-Purpose I/O	. 33
Overview	. 33
GPIO Port Availability By Device	. 33
Architecture	. 34
GPIO Alternate Functions	. 34
GPIO Interrupts	. 36
GPIO Control Register Definitions	. 36
Port A-H Address Registers	. 37
Port A-H Control Registers	. 38
Port A-H Input Data Registers	. 42
Port A-H Output Data Register	. 43
Interrupt Controller	. 44
Overview	. 44
Interrupt Vector Listing	. 44
Architecture	. 46
Operation	. 46
Master Interrupt Enable	
Interrupt Vectors and Priority	. 47
Interrupt Assertion Types	. 47
Interrupt Control Register Definitions	. 48
Interrupt Request 0 Register	. 48
Interrupt Request 1 Register	
Interrupt Request 2 Register	. 50
IRQ0 Enable High and Low Bit Registers	. 51
IRQ1 Enable High and Low Bit Registers	. 52
IRQ2 Enable High and Low Bit Registers	. 53
Interrupt Edge Select Register	. 54
Interrupt Port Select Register	. 55
Interrupt Control Register	. 56
Timers	. 57
Overview	
Architecture	
Operation	. 58

PS017610-0404

## Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x Z8 Encore!®



νi

Transmitting IrDA Data	
Receiving IrDA Data	
Jitter	
Infrared Encoder/Decoder Control Register Definitions	
Serial Peripheral Interface	
Overview9	
Architecture9	
Operation	
SPI Signals	
SPI Clock Phase and Polarity Control	
Multi-Master Operation	
Error Detection	
SPI Interrupts	
SPI Baud Rate Generator	
SPI Control Register Definitions	
SPI Data Register	
SPI Control Register	
SPI Status Register	
SPI Mode Register	
SPI Baud Rate High and Low Byte Registers	(
I2C Controller11	1
Overview	1
Operation	1
SDA and SCL Signals	
I <sup>2</sup> C Interrupts	
Start and Stop Conditions	2
Writing a Transaction with a 7-Bit Address	
Writing a Transaction with a 10-Bit Address	
Reading a Transaction with a 7-Bit Address	
Reading a Transaction with a 10-Bit Address	
I2C Control Register Definitions	
I2C Data Register	
I2C Status Register	
I2C Control Register	
I2C Baud Rate High and Low Byte Registers	
Direct Memory Access Controller	22
Overview	22
Operation	
DMA0 and DMA1 Operation	
Configuring DMA0 and DMA1 for Data Transfer	23

PS017610-0404 Table of Contents



## **Use of All Uppercase Letters**

The use of all uppercase letters designates the names of states and commands.

- Example 1: The bus is considered BUSY after the Start condition.
- Example 2: A START command triggers the processing of the initialization sequence.

## **Bit Numbering**

Bits are numbered from 0 to n-1 where n indicates the total number of bits. For example, the 8 bits of a register are numbered from 0 to 7.

## **Safeguards**

It is important that all users understand the following safety terms, which are defined here.



Caution:

Indicates a procedure or file may become corrupted if the user does not follow directions.

## **Trademarks**

ZiLOG, eZ8, Z8 Encore!, and Z8 are trademarks of <u>ZiLOG, Inc.</u> in the U.S.A. and other countries. All other trademarks are the property of their respective corporations.

PS017610-0404 Manual Objectives

### **External Pin Reset**

The  $\overline{RESET}$  pin has a Schmitt-triggered input and an internal pull-up. Once the  $\overline{RESET}$  pin is asserted, the device progresses through the Short Reset sequence. While the  $\overline{RESET}$  input pin is asserted Low, the Z8F640x family device continues to be held in the Reset state. If the  $\overline{RESET}$  pin is held Low beyond the Short Reset time-out, the device exits the Reset state immediately following  $\overline{RESET}$  pin deassertion. Following a Short Reset initiated by the external  $\overline{RESET}$  pin, the EXT status bit in the Watch-Dog Timer Control (WDTCTL) register is set to 1.

# **Stop Mode Recovery**

Stop mode is entered by execution of a STOP instruction by the eZ8 CPU. Refer to the **Low-Power Modes** chapter for detailed Stop mode information. During Stop Mode Recovery, the Z8F640x family device is held in reset for 514 cycles of the Watch-Dog Timer oscillator followed by 16 cycles of the system clock (crystal oscillator). Stop Mode Recovery does not affect any values in the Register File, including the Stack Pointer, Register Pointer, Flags and general-purpose RAM.

The eZ8 CPU fetches the Reset vector at Program Memory addresses <code>0002H</code> and <code>0003H</code> and loads that value into the Program Counter. Program execution begins at the Reset vector address. Following Stop Mode Recovery, the <code>STOP</code> bit in the Watch-Dog Timer Control Register is set to 1. Table 9 lists the Stop Mode Recovery sources and resulting actions. The text following provides more detailed information on each of the Stop Mode Recovery sources.

Table 9. Stop Mode Recovery Sources and Resulting Action

<b>Operating Mode</b>	<b>Stop Mode Recovery Source</b>	Action		
Stop mode	Watch-Dog Timer time-out when configured for Reset	Stop Mode Recovery		
	Watch-Dog Timer time-out when configured for interrupt	Stop Mode Recovery followed by interrupt (if interrupts are enabled)		
	Data transition on any GPIO Port pin enabled as a Stop Mode Recovery source	Stop Mode Recovery		

# **Stop Mode Recovery Using Watch-Dog Timer Time-Out**

If the Watch-Dog Timer times out during Stop mode, the Z8F640x family device undergoes a STOP Mode Recovery sequence. In the Watch-Dog Timer Control register, the WDT and STOP bits are set to 1. If the Watch-Dog Timer is configured to generate an interrupt upon time-out and the device is configured to respond to interrupts, the Z8F640x family device services the Watch-Dog Timer interrupt request following the normal Stop Mode Recovery sequence.



# **Interrupt Request 2 Register**

The Interrupt Request 2 (IRQ2) register (Table 25) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ2 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1 register to determine if any interrupt requests are pending.

Table 25. Interrupt Request 2 Register (IRQ2)

BITS	7	6	5	4	3	2	1	0
FIELD	T3I	U1RXI	UITXI	DMAI	PC3I	PC2I	PC1I	PC0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	FC6H							

#### T3I—Timer 3 Interrupt Request

0 =No interrupt request is pending for Timer 3.

1 =An interrupt request from Timer 3 is awaiting service.

### U1RXI—UART 1 Receive Interrupt Request

0 = No interrupt request is pending for the UART1 receiver.

1 = An interrupt request from UART1 receiver is awaiting service.

## U1TXI-UART 1 Transmit Interrupt Request

0 = No interrupt request is pending for the UART 1 transmitter.

1 = An interrupt request from the UART 1 transmitter is awaiting service.

### DMAI—DMA Interrupt Request

0 =No interrupt request is pending for the DMA.

1 = An interrupt request from the DMA is awaiting service.

## PCxI—Port C Pin x Interrupt Request

0 =No interrupt request is pending for GPIO Port C pin x.

1 = An interrupt request from GPIO Port C pin x is awaiting service.

where *x* indicates the specific GPIO Port C pin number (0 through 3).

PS017610-0404 Interrupt Controller

- Disable the timer
- Configure the timer for PWM mode.
- Set the prescale value.
- Set the initial logic level (High or Low) and PWM High/Low transition for the Timer Output alternate function.
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H). This only affects the first pass in PWM mode. After the first timer reset in PWM mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the Timer Reload High and Low Byte registers to set the Reload value (PWM period). The Reload value must be greater than the PWM value.
- 5. If desired, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 6. Configure the associated GPIO port pin for the Timer Output alternate function.
- 7. Write to the Timer Control register to enable the timer and initiate counting.

The PWM period is given by the following equation:

PWM Period (s) = 
$$\frac{\text{Reload Value} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

If an initial starting value other than <code>0001H</code> is loaded into the Timer High and Low Byte registers, the One-Shot mode equation must be used to determine the first PWM time-out period.

If TPOL is set to 0, the ratio of the PWM output High time to the total period is given by:

$$PWM\ Output\ High\ Time\ Ratio\ (\%)\ =\ \frac{Reload\ Value-PWM\ Value}{Reload\ Value}\times 100$$

If TPOL is set to 1, the ratio of the PWM output High time to the total period is given by:

PWM Output High Time Ratio (%) = 
$$\frac{PWM \ Value}{Reload \ Value} \times 100$$

## **Capture Mode**

In Capture mode, the current timer count value is recorded when the desired external Timer Input transition occurs. The Capture count value is written to the Timer PWM High and Low Byte Registers. The timer input is the system clock. The TPOL bit in the Timer Control register determines if the Capture occurs on a rising edge or a falling edge of the

PS017610-0404 Timers

## **Timer 0-3 Control Registers**

The Timer 0-3 Control (TxCTL) registers enable/disable the timers, set the prescaler value, and determine the timer operating mode.

Table 44. Timer 0-3 Control Register (TxCTL)

BITS	7	6	5	4	3	2	1	0
FIELD	TEN	TPOL		PRES			TMODE	
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	F07H, F0FH, F17H, F1FH							

TEN—Timer Enable

0 = Timer is disabled.

1 =Timer enabled to count.

TPOL—Timer Input/Output Polarity

Operation of this bit is a function of the current operating mode of the timer.

#### One-Shot mode

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the timer is enabled, the Timer Output signal is complemented upon timer Reload.

#### Continuous mode

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the timer is enabled, the Timer Output signal is complemented upon timer Reload.

#### Counter mode

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the timer is enabled, the Timer Output signal is complemented upon timer Reload.

#### PWM mode

0 =Timer Output is forced Low (0) when the timer is disabled. When enabled, the Timer Output is forced High (1) upon PWM count match and forced Low (0) upon Reload.

1 = Timer Output is forced High (1) when the timer is disabled. When enabled, the Timer Output is forced Low (0) upon PWM count match and forced High (1) upon Reload.

PS017610-0404 Timers




Figure 75. SPI Configured as a Master in a Single Master, Multiple Slave System




Figure 76. SPI Configured as a Slave

# Operation

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (serial clock, transmit, receive and Slave select). The SPI block consists of trans-



# Flash Memory

## Overview

The Z8F640x family features up to 64KB (65,536 bytes) of non-volatile Flash memory with read/write/erase capability. The Flash Memory can be programmed and erased in-circuit by either user code or through the On-Chip Debugger.

The Flash memory array is arranged in pages with 512 bytes per page. The 512-byte page is the minimum Flash block size that can be erased. Each page is divided into 8 rows of 64 bytes. The Flash memory also contains a High Sector that can be enabled for writes and erase separately from the rest of the Flash array. The first 2 bytes of the Flash Program memory are used as Option Bits. Refer to the **Option Bits** chapter for more information on their operation.

Table 83 describes the Flash memory configuration for each device in the Z8F640x family. Figure 84 illustrates the Flash memory arrangement.

Table 83. Z8F640x family Flash Memory Configurations

Part Number	Flash Size KB (Bytes)	Flash Pages	Program Memory Addresses	Flash High Sector Size KB (Bytes)	High Sector Addresses
Z8F160x	16 (16,384)	32	0000H - 3FFFH	1 (1024)	3C00H - 3FFFH
Z8F240x	24 (24,576)	48	0000H - 5FFFH	2 (2048)	5800H - 5FFFH
Z8F320x	32 (32,768)	64	0000H - 7FFFH	2 (2048)	7800H - 7FFFH
Z8F480x	48 (49,152)	96	0000H - BFFFH	4 (4096)	B000H - BFFFH
Z8F640x	64 (65,536)	128	0000H - FFFFH	8 (8192)	E000H - FFFFH

PS017610-0404 Flash Memory

# Flash Control Register Definitions

## Flash Control Register

The Flash Controller must be unlocked via the Flash Control register before programming or erasing the Flash memory. Writing the sequence 73H 8CH, sequentially, to the Flash Control register unlocks the Flash Controller. When the Flash Controller is unlocked, writing to the Flash Control register can initiate either Page Erase or Mass Erase of the Flash memory. Writing an invalid value or an invalid sequence returns the Flash Controller to its locked state. The Write-only Flash Control Register shares its Register File address with the Read-only Flash Status Register.

Table 85. Flash Control Register (FCTL)

BITS	7	6	5	4	3	2	1	0
FIELD	FCMD							
RESET	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
ADDR	FF8H							

FCMD—Flash Command

73H = First unlock command.

8CH = Second unlock command.

95H = Page erase command (must be third command in sequence to initiate Page Erase).

63H = Mass erase command (must be third command in sequence to initiate Mass Erase).

PS017610-0404 Flash Memory

146

## Flash Page Select Register

The Flash Page Select register is used to select one of the 128 available Flash memory pages to be erased in a Page Erase operation. Each Flash Page contains 512 bytes of Flash memory. During a Page Erase operation, all Flash memory having addresses with the most significant 7-bits given by FPS [6:0] are erased (all bytes written to FFH).

Table 87. Flash Page Select Register (FPS)

BITS	7	6	5	4	3	2	1	0		
FIELD	Reserved		PAGE							
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR	FF9H									

Reserved

This bit is reserved and must be 0.

PAGE—Page Select

This 7-bit field identifies the Flash memory page for Page Erase operation.

Program Memory Address[15:9] = PAGE[6:0]

PS017610-0404 Flash Memory

# On-Chip Debugger

## Overview

The Z8F640x family devices have an integrated On-Chip Debugger (OCD) that provides advanced debugging features including:

- Reading and writing of the Register File
- · Reading and writing of Program and Data Memory
- Setting of Breakpoints and Watchpoints
- Execution of eZ8 CPU instructions.

## **Architecture**

The On-Chip Debugger consists of four primary functional blocks: transmitter, receiver, auto-baud generator, and debug controller. Figure 86 illustrates the architecture of the On-Chip Debugger




Figure 86. On-Chip Debugger Block Diagram

**Table 100. Absolute Maximum Ratings** 

Parameter	Minimum	Maximum	Units	Notes
68-Pin PLCC Maximum Ratings at 70 <sup>0</sup> C to 105 <sup>0</sup> C				
Total power dissipation		500	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		140	mA	
64-Pin LQFP Maximum Ratings at -40°C to 70°C				
Total power dissipation		1000	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		275	mA	
64-Pin LQFP Maximum Ratings at 70 <sup>0</sup> C to 105 <sup>0</sup> C				
Total power dissipation		540	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		150	mA	
44-Pin PLCC Maximum Ratings at -40°C to 70°C				
Total power dissipation		750	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		200	mA	
44-Pin PLCC Maximum Ratings at 70 <sup>0</sup> C to 105 <sup>0</sup> C				
Total power dissipation		295	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		83	mA	
44-pin LQFP Maximum Ratings at -40°C to 70°C				
Total power dissipation		750	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		200	mA	
44-pin LQFP Maximum Ratings at 70 <sup>0</sup> C to 105 <sup>0</sup> C				
Total power dissipation		410	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		114	mA	
40-Pin PDIP Maximum Ratings at -40°C to 70°C				
Total power dissipation		1000	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		275	mA	
40-Pin PDIP Maximum Ratings at 70°C to 105°C				
Total power dissipation		540	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		150	mA	
Notes:				

#### Notes

This <u>voltage</u> applies to all pins except the following: V<sub>DD</sub>, AV<sub>DD</sub>, pins supporting analog input (Port B and Port H), RESET, and where noted otherwise.

# **DC Characteristics**


Table 101 lists the DC characteristics of the Z8F640x family devices. All voltages are referenced to  $V_{SS}$ , the primary system ground.

**Table 101. DC Characteristics** 

		$T_A = -40^{0} \text{C to } 105^{0} \text{C}$				
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions
$V_{\mathrm{DD}}$	Supply Voltage	3.0	_	3.6	V	
$V_{IL1}$	Low Level Input Voltage	-0.3	-	0.3*V <sub>DD</sub>	V	For all input pins except RESET, DBG, and XIN.
$V_{IL2}$	Low Level Input Voltage	-0.3	_	0.2*V <sub>DD</sub>	V	For RESET, DBG, and XIN.
$V_{IH1}$	High Level Input Voltage	0.7*V <sub>DD</sub>	_	5.5	V	Port A, C, D, E, F, and G pins.
$V_{IH2}$	High Level Input Voltage	0.7*V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V	Port B and H pins.
$V_{IH3}$	High Level Input Voltage	0.8*V <sub>DD</sub>	_	V <sub>DD</sub> +0.3	V	RESET, DBG, and XIN pins.
V <sub>OL1</sub>	Low Level Output Voltage	-	_	0.4	V	V <sub>DD</sub> = 3.0V; I <sub>OL</sub> = 2mA High Output Drive disabled.
V <sub>OH1</sub>	High Level Output Voltage	2.4	-	_	V	V <sub>DD</sub> = 3.0V; I <sub>OH</sub> = -2mA High Output Drive disabled.
V <sub>OL2</sub>	Low Level Output Voltage	-	-	0.6	V	$V_{DD} = 3.3V$ ; $I_{OL} = 20$ mA High Output Drive enabled. $T_A = -40^{0}$ C to $+70^{0}$ C
V <sub>OL3</sub>	Low Level Output Voltage	_	-	0.6	V	$V_{DD} = 3.3V$ ; $I_{OL} = 15$ mA High Output Drive enabled. $T_A = 70^0$ C to $+105^0$ C
V <sub>OH2</sub>	High Level Output Voltage	2.4	-	_	V	$V_{DD} = 3.3V$ ; $I_{OH} = -20mA$ High Output Drive enabled. $T_A = -40^{\circ}C$ to $+70^{\circ}C$
V <sub>OH3</sub>	High Level Output Voltage	2.4	-	_	V	$V_{DD} = 3.3V$ ; $I_{OH} = -15mA$ High Output Drive enabled. $T_A = 70^0$ C to $+105^0$ C
$I_{IL}$	Input Leakage Current	-5	_	+5	μА	$V_{DD} = 3.6V;$ $V_{IN} = VDD \text{ or } VSS^1$
$I_{TL}$	Tri-State Leakage Current	-5	_	+5	μΑ	$V_{DD} = 3.6V$
C <sub>PAD</sub>	GPIO Port Pad Capacitance	-	8.0 <sup>2</sup>	_	pF	
$C_{XIN}$	XIN Pad Capacitance	-	8.0 <sup>2</sup>	-	pF	
$C_{XOUT}$	XOUT Pad Capacitance	-	9.5 <sup>2</sup>	-	pF	

# **General Purpose I/O Port Output Timing**

Figure 94 and Table 108 provide timing information for GPIO Port pins.



**Figure 94. GPIO Port Output Timing** 

**Table 108. GPIO Port Output Timing** 

		Delay (ns)	
Parameter	Abbreviation	Minimum	Maximum
T <sub>1</sub>	XIN Rise to Port Output Valid Delay	_	15
$\overline{T_2}$	XIN Rise to Port Output Hold Time	2	_

# **On-Chip Debugger Timing**

Figure 95 and Table 109 provide timing information for DBG pins. The timing specifications presume a rise and fall time on DBG of less than  $4\mu s$ .




Figure 95. On-Chip Debugger Timing

Table 109. On-Chip Debugger Timing

		Delay (ns)				
Parameter	Abbreviation	Minimum	Maximum			
DBG						
T <sub>1</sub>	XIN Rise to DBG Valid Delay	_	15			
T <sub>2</sub>	XIN Rise to DBG Output Hold Time	2	-			
T <sub>3</sub>	DBG to XIN Rise Input Setup Time	10	_			
T <sub>4</sub>	DBG to XIN Rise Input Hold Time	5	_			
	DBG frequency		System Clock / 4			

# I<sup>2</sup>C Timing

Figure 98 and Table 112 provide timing information for I2C pins.




Figure 98. I<sup>2</sup>C Timing

Table 112. I<sup>2</sup>C Timing

		Delay (ns)
Parameter	Abbreviation	Minimum Maximum
T <sub>1</sub>	SCL Fall to SDA output delay	SCL period/4
$\overline{T_2}$	SDA Input to SCL rising edge Setup Time	0
T <sub>3</sub>	SDA Input to SCL falling edge Hold Time	0


Table 126. eZ8 CPU Instruction Summary (Continued)


Assembly	Symbolic Operation	Address Mode Opcode(s)		Flags					- Fetch Inst	Inctr		
Mnemonic		dst	src	(Hex)	C Z S	V	D	Н	Cycles			
BTJZ bit, src, dst	$if src[bit] = 0$ $PC \leftarrow PC + X$		r	F6	-	-	-	-	-	-	3	3
			Ir	F7	-						3	4
CALL dst	$SP \leftarrow SP - 2$	IRR		D4	-	-	-	-	-	-	2	6
	@SP ← PC PC ← dst	DA		D6	-						3	3
CCF	C ← ~C			EF	*	-	-	-	-	-	1	2
CLR dst	dst ← 00H	R		В0	-	-	-	-	-	-	2	2
		IR		B1	-						2	3
COM dst	dst ← ~dst	R		60	-	*	*	0	-	-	2	2
		IR		61	-						2	3
CP dst, src	dst - src	r	r	A2	*	*	*	*	-	-	2	3
		r	Ir	A3	-						2	4
		R	R	A4	-						3	3
		R	IR	A5	_						3	4
		R	IM	A6	-						3	3
		IR	IM	A7	_						3	4
CPC dst, src	dst - src - C	r	r	1F A2	*	*	*	*	-	-	3	3
		r	Ir	1F A3	-						3	4
		R	R	1F A4	=						4	3
		R	IR	1F A5	=						4	4
		R	IM	1F A6	-						4	3
		IR	IM	1F A7	-						4	4
CPCX dst, src	dst - src - C	ER	ER	1F A8	*	*	*	*	-	-	5	3
		ER	IM	1F A9	-						5	3
CPX dst, src	dst - src	ER	ER	A8	*	*	*	*	-	-	4	3
		ER	IM	A9	-						4	3
Flags Notation:	* = Value is a function of the control of the contr	of the resu	lt of the	operation.			Res Set	et to to 1	0 0			

PS017610-0404 eZ8 CPU Instruction Set

# **Packaging**

Figure 103 illustrates the 40-pin PDIP (plastic dual-inline package) available for the Z8F1601, Z8F2401, Z8F3201, Z8F4801, and Z8F6401 devices.





SYMBOL.	MILLIN	ETER	INCH			
SIMBUL	MIN	MAX	MIN	MAX		
A1	0.51	1.02	.020	.040		
A2	3.18	3.94	.125	.155		
В	0.38	0.53	.015	.021		
B1	1.02	1.52	.040	.060		
С	0.23	0.38	.009	.015		
D	52.07	52.58	2.050	2.070		
E	15.24	15.75	.600	.620		
E1	13.59	14.22	.535	.560		
e	2.54	TYP	.100 TYP			
eA	15.49	16.76	.610	.660		
L	3.05	3.81	.120	.150		
Q1	1.40	1.91	.055	.075		
S	1.52	2.29	.060	.090		

ZiLOG

CONTROLLING DIMENSIONS : INCH

Figure 103. 40-Lead Plastic Dual-Inline Package (PDIP)

PS017610-0404 Packaging

# **Ordering Information**

**Table 128. Ordering Information** 

Part	Flash KB (Bytes)	RAM KB (Bytes)	Max. Speed (MHz)	Temp ( <sup>0</sup> C)	Voltage (V)	Package	Part Number	
Z8 Encore!® with 16KB Flash, Standard Temperature								
Z8 Encore!®	16 (16,384)	2 (2048)	20	0 to +70	3.0 - 3.6	PDIP-40	Z8F1601PM020SC	
Z8 Encore!®	16 (16,384)	2 (2048)	20	0 to +70	3.0 - 3.6	LQFP-44	Z8F1601AN020SC	
Z8 Encore!®	16 (16,384)	2 (2048)	20	0 to +70	3.0 - 3.6	PLCC-44	Z8F1601VN020SC	
Z8 Encore!®	16 (16,384)	2 (2048)	20	0 to +70	3.0 - 3.6	LQFP-64	Z8F1602AR020SC	
Z8 Encore!®	16 (16,384)	2 (2048)	20	0 to +70	3.0 - 3.6	PLCC-68	Z8F1602VS020SC	
Z8 Encore!® with 24KB Flash, Standard Temperature								
Z8 Encore!®	24 (24,576)	2 (2048)	20	0 to +70	3.0 - 3.6	PDIP-40	Z8F2401PM020SC	
Z8 Encore!®	24 (24,576)	2 (2048)	20	0 to +70	3.0 - 3.6	LQFP-44	Z8F2401AN020SC	
Z8 Encore!®	24 (24,576)	2 (2048)	20	0 to +70	3.0 - 3.6	PLCC-44	Z8F2401VN020SC	
Z8 Encore!®	24 (24,576)	2 (2048)	20	0 to +70	3.0 - 3.6	LQFP-64	Z8F2402AR020SC	
Z8 Encore!®	24 (24,576)	2 (2048)	20	0 to +70	3.0 - 3.6	PLCC-68	Z8F2402VS020SC	
Z8 Encore!®	with 32KB	Flash, Stand	lard Tempera	ture				
Z8 Encore!®	32 (32,768)	2 (2048)	20	0 to +70	3.0 - 3.6	PDIP-40	Z8F3201PM020SC	
Z8 Encore!®	32 (32,768)	2 (2048)	20	0 to +70	3.0 - 3.6	LQFP-44	Z8F3201AN020SC	
Z8 Encore!®	32 (32,768)	2 (2048)	20	0 to +70	3.0 - 3.6	PLCC-44	Z8F3201VN020SC	
Z8 Encore!®	32 (32,768)	2 (2048)	20	0 to +70	3.0 - 3.6	LQFP-64	Z8F3202AR020SC	
Z8 Encore!®	32 (32,768)	2 (2048)	20	0 to +70	3.0 - 3.6	PLCC-68	Z8F3202VS020SC	
Z8 Encore!®with 48KB Flash, Standard Temperature								
Z8 Encore!®	48 (49,152)	4 (4096)	20	0 to +70	3.0 - 3.6	PDIP-40	Z8F4801PM020SC	
Z8 Encore!®	48 (49,152)	4 (4096)	20	0 to +70	3.0 - 3.6	LQFP-44	Z8F4801AN020SC	
Z8 Encore!®	48 (49,152)	4 (4096)	20	0 to +70	3.0 - 3.6	PLCC-44	Z8F4801VN020SC	
Z8 Encore!®	48 (49,152)	4 (4096)	20	0 to +70	3.0 - 3.6	LQFP-64	Z8F4802AR020SC	
Z8 Encore!®	48 (49,152)	4 (4096)	20	0 to +70	3.0 - 3.6	PLCC-68	Z8F4802VS020SC	
Z8 Encore!®	48 (49,152)	4 (4096)	20	0 to +70	3.0 - 3.6	QFP-80	Z8F4803FT020SC	

PS017610-0404 Ordering Information