



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	46
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f1602ar020ec

Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x Z8 Encore!®



νi

Transmitting IrDA Data	
Receiving IrDA Data	
Jitter	
Infrared Encoder/Decoder Control Register Definitions	
Serial Peripheral Interface	
Overview9	
Architecture9	
Operation	
SPI Signals	
SPI Clock Phase and Polarity Control	
Multi-Master Operation	
Error Detection	
SPI Interrupts	
SPI Baud Rate Generator	
SPI Control Register Definitions	
SPI Data Register	
SPI Control Register	
SPI Status Register	
SPI Mode Register	
SPI Baud Rate High and Low Byte Registers	(
I2C Controller11	1
Overview	1
Operation	1
SDA and SCL Signals	
I ² C Interrupts11	
Start and Stop Conditions	2
Writing a Transaction with a 7-Bit Address	
Writing a Transaction with a 10-Bit Address	
Reading a Transaction with a 7-Bit Address	
Reading a Transaction with a 10-Bit Address	
I2C Control Register Definitions	
I2C Data Register	
I2C Status Register	
I2C Control Register	
I2C Baud Rate High and Low Byte Registers	
Direct Memory Access Controller	22
Overview	22
Operation	
DMA0 and DMA1 Operation	
Configuring DMA0 and DMA1 for Data Transfer	23

PS017610-0404 Table of Contents



χi

Table 32.	IRQ2 Enable and Priority Encoding53
Table 33.	IRQ1 Enable High Bit Register (IRQ1ENH)
Table 34.	IRQ2 Enable Low Bit Register (IRQ2ENL)
Table 35.	IRQ2 Enable High Bit Register (IRQ2ENH)
Table 36.	Interrupt Edge Select Register (IRQES)
Table 37.	Interrupt Port Select Register (IRQPS)
Table 38.	Interrupt Control Register (IRQCTL)
Table 39.	Timer 0-3 High Byte Register (TxH)
Table 40.	Timer 0-3 Low Byte Register (TxL)
Table 41.	Timer 0-3 Reload High Byte Register (TxRH) 68
Table 42.	Timer 0-3 Reload Low Byte Register (TxRL) 68
Table 43.	Timer 0-3 PWM High Byte Register (TxPWMH) 69
Table 44.	Timer 0-3 PWM Low Byte Register (TxPWML) 69
Table 45.	Timer 0-3 Control Register (TxCTL)
Table 46.	Watch-Dog Timer Approximate Time-Out Delays 73
Table 47.	Watch-Dog Timer Control Register (WDTCTL)75
Table 48.	Watch-Dog Timer Reload Upper Byte Register (WDTU) 76
Table 49.	Watch-Dog Timer Reload High Byte Register (WDTH) . 76
Table 50.	Watch-Dog Timer Reload Low Byte Register (WDTL) 77
Table 51.	UARTx Transmit Data Register (UxTXD)
Table 52.	UARTx Receive Data Register (UxRXD) 87
Table 53.	UARTx Status 0 Register (UxSTAT0)
Table 54.	UARTx Control 0 Register (UxCTL0)
Table 55.	UARTx Status 1 Register (UxSTAT1)
Table 56.	UARTx Control 1 Register (UxCTL1)90
Table 57.	UARTx Baud Rate High Byte Register (UxBRH) 91
Table 58.	UARTx Baud Rate Low Byte Register (UxBRL) 92
Table 59.	UART Baud Rates
Table 60.	SPI Clock Phase (PHASE) and Clock Polarity (CLKPOL) Operation
Table 61.	SPI Data Register (SPIDATA)
Table 62.	SPI Control Register (SPICTL)
Table 63.	SPI Status Register (SPISTAT)
Table 64.	SPI Mode Register (SPIMODE) 109
Table 65.	SPI Baud Rate High Byte Register (SPIBRH) 110
Table 66.	SPI Baud Rate Low Byte Register (SPIBRL)

PS017610-0404 List of Tables

Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x Z8 Encore!®



viii

Table 101.	Absolute Maximum Ratings
Table 102.	DC Characteristics
Table 103.	AC Characteristics
Table 104.	Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing
Table 105.	Flash Memory Electrical Characteristics and Timing 173
Table 106.	Watch-Dog Timer Electrical Characteristics and Timing 174
Table 107.	Analog-to-Digital Converter Electrical Characteristics and Timing
Table 108.	GPIO Port Input Timing
Table 109.	GPIO Port Output Timing
Table 110.	On-Chip Debugger Timing
Table 111.	SPI Master Mode Timing
Table 112.	SPI Slave Mode Timing
Table 113.	I2C Timing
Table 114.	Assembly Language Syntax Example 1
Table 115.	Assembly Language Syntax Example 2
Table 116.	Notational Shorthand
Table 117.	Additional Symbols
Table 118.	Condition Codes
Table 119.	Arithmetic Instructions
Table 120.	Bit Manipulation Instructions
Table 121.	Block Transfer Instructions
Table 122.	CPU Control Instructions
Table 123.	Load Instructions
Table 124.	Logical Instructions
Table 125.	Program Control Instructions
Table 126.	Rotate and Shift Instructions
Table 127.	eZ8 CPU Instruction Summary
Table 128.	Opcode Map Abbreviations
Table 129.	Ordering Information

PS017610-0404 List of Tables



Use of All Uppercase Letters

The use of all uppercase letters designates the names of states and commands.

- Example 1: The bus is considered BUSY after the Start condition.
- Example 2: A START command triggers the processing of the initialization sequence.

Bit Numbering

Bits are numbered from 0 to n-1 where n indicates the total number of bits. For example, the 8 bits of a register are numbered from 0 to 7.

Safeguards

It is important that all users understand the following safety terms, which are defined here.



Caution:

Indicates a procedure or file may become corrupted if the user does not follow directions.

Trademarks

ZiLOG, eZ8, Z8 Encore!, and Z8 are trademarks of <u>ZiLOG, Inc.</u> in the U.S.A. and other countries. All other trademarks are the property of their respective corporations.

PS017610-0404 Manual Objectives

- 4
- Software stack allows much greater depth in subroutine calls and interrupts than hardware stacks
- Compatible with existing Z8 code
- Expanded internal Register File allows access of up to 4KB
- New instructions improve execution efficiency for code developed using higher-level programming languages, including C
- Pipelined instruction fetch and execution
- New instructions for improved performance including BIT, BSWAP, BTJ, CPC, LDC, LDCI, LEA, MULT, and SRL
- New instructions support 12-bit linear addressing of the Register File
- Up to 10 MIPS operation
- C-Compiler friendly
- 2-9 clock cycles per instruction

For more information regarding the eZ8 CPU, refer to the eZ8 CPU User Manual available for download at www.zilog.com.

General Purpose I/O

The Z8 Encore!® features seven 8-bit ports (Ports A-G) and one 4-bit port (Port H) for general purpose I/O (GPIO). Each pin is individually programmable.

Flash Controller

The Flash Controller programs and erases the Flash memory.

10-Bit Analog-to-Digital Converter

The Analog-to-Digital Converter (ADC) converts an analog input signal to a 10-bit binary number. The ADC accepts inputs from up to 12 different analog input sources.

UARTs

Each UART is full-duplex and capable of handling asynchronous data transfers. The UARTs support 8- and 9-bit data modes and selectable parity.

I²C

The inter-integrated circuit ($I^2C^{(8)}$) controller makes the Z8 Encore! compatible with the I^2C protocol. The I^2C controller consists of two bidirectional bus lines, a serial data (SDA) line and a serial clock (SCL) line.

PS017610-0404 Introduction

Table 11. Port Alternate Function Mapping (Continued)

Pin	Mnemonic	Alternate Function Description
PD0	T3IN	Timer 3 In (not available in 40- and 44-pin packages)
PD1	T3OUT	Timer 3 Out (not available in 40- and 44-pin packages)
PD2	N/A	No alternate function
PD3	N/A	No alternate function
PD4	RXD1 / IRRX1	UART 1 / IrDA 1 Receive Data
PD5	TXD1 / IRTX1	UART 1 / IrDA 1 Transmit Data
PD6	CTS1	UART 1 Clear to Send
PD7	RCOUT	Watch-Dog Timer RC Oscillator Output
PE[7:0]	N/A	No alternate functions
PF[7:0]	N/A	No alternate functions
PG[7:0]	N/A	No alternate functions
PH0	ANA8	ADC Analog Input 8
PH1	ANA9	ADC Analog Input 9
PH2	ANA10	ADC Analog Input 10
PH3	ANA11	ADC Analog Input 11
	PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7 PE[7:0] PF[7:0] PG[7:0] PH0 PH1 PH2	PD0 T3IN PD1 T3OUT PD2 N/A PD3 N/A PD4 RXD1 / IRRX1 PD5 TXD1 / IRTX1 PD6 CTS1 PD7 RCOUT PE[7:0] N/A PF[7:0] N/A PH0 ANA8 PH1 ANA9 PH2 ANA10

GPIO Interrupts

Many of the GPIO port pins can be used as interrupt sources. Some port pins may be configured to generate an interrupt request on either the rising edge or falling edge of the pin input signal. Other port pin interrupts generate an interrupt when any edge occurs (both rising and falling). Refer to the **Interrupt Controller** chapter for more information on interrupts using the GPIO pins.

GPIO Control Register Definitions

Four registers for each Port provide access to GPIO control, input data, and output data. Table 12 lists these Port registers. Use the Port A-H Address and Control registers together to provide access to sub-registers for Port configuration and control.

PS017610-0404 General-Purpose I/O



Port A-H Data Direction Sub-Registers

The Port A-H Data Direction sub-register is accessed through the Port A-H Control register by writing 01H to the Port A-H Address register (Table 15).

Table 15. Port A-H Data Direction Sub-Registers

BITS	7	6	5	4	3	2	1	0
FIELD	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0
RESET	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR		If 01H in Por	rt A-H Addre	ss Register, a	ccessible via	Port A-H Cor	trol Register	

DD[7:0]—Data Direction

These bits control the direction of the associated port pin. Port Alternate Function operation overrides the Data Direction register setting.

0 = Output. Data in the Port A-H Output Data register is driven onto the port pin.

1 = Input. The port pin is sampled and the value written into the Port A-H Input Data Register. The output driver is tri-stated.

Port A-H Alternate Function Sub-Registers

The Port A-H Alternate Function sub-register (Table 16) is accessed through the Port A-H Control register by writing 02H to the Port A-H Address register. The Port A-H Alternate Function sub-registers select the alternate functions for the selected pins. Refer to the **GPIO Alternate Functions** section to determine the alternate function associated with each port pin.



Caution:

Do not enable alternate function for GPIO port pins which do not have an associated alternate function. Failure to follow this guideline may result in unpredictable operation.

Table 16. Port A-H Alternate Function Sub-Registers

BITS	7	6	5	4	3	2	1	0		
FIELD	AF7	AF6	AF5	AF4	AF3	AF2	AF1	AF0		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR		If 02H in Port A-H Address Register, accessible via Port A-H Control Register								

PS017610-0404 General-Purpose I/O

Table 22. Interrupt Vectors in Order of Priority

Priority	Program Memory Vector Address	Interrupt Source	Interrupt Assertion Type
Highest	0002h	Reset (not an interrupt)	Not applicable
	0004h	Watch-Dog Timer	Continuous assertion
	0006h	Illegal Instruction Trap (not an interrupt)	Not applicable
	0008h	Timer 2	Single assertion (pulse)
	000Ah	Timer 1	Single assertion (pulse)
	000Ch	Timer 0	Single assertion (pulse)
	000Eh	UART 0 receiver	Continuous assertion
	0010h	UART 0 transmitter	Continuous assertion
	0012h	I^2C	Continuous assertion
	0014h	SPI	Continuous assertion
	0016h	ADC	Single assertion (pulse)
	0018h	Port A7 or Port D7, rising or falling input edge	Single assertion (pulse)
	001Ah	Port A6 or Port D6, rising or falling input edge	Single assertion (pulse)
	001Ch	Port A5 or Port D5, rising or falling input edge	Single assertion (pulse)
	001Eh	Port A4 or Port D4, rising or falling input edge	Single assertion (pulse)
	0020h	Port A3 or Port D3, rising or falling input edge	Single assertion (pulse)
	0022h	Port A2 or Port D2, rising or falling input edge	Single assertion (pulse)
	0024h	Port A1 or Port D1, rising or falling input edge	Single assertion (pulse)
	0026h	Port A0 or Port D0, rising or falling input edge	Single assertion (pulse)
	0028h	Timer 3 (not available in 40/44-pin packages)	Single assertion (pulse)
	002Ah	UART 1 receiver	Continuous assertion
	002Ch	UART 1 transmitter	Continuous assertion
	002Eh	DMA	Single assertion (pulse)
	0030h	Port C3, both input edges	Single assertion (pulse)
	0032h	Port C2, both input edges	Single assertion (pulse)
	0034h	Port C1, both input edges	Single assertion (pulse)
Lowest	0036h	Port C0, both input edges	Single assertion (pulse)

PS017610-0404 Interrupt Controller

I²CI—I²C Interrupt Request

0 = No interrupt request is pending for the I²C.

1 = An interrupt request from the I^2C is awaiting service.

SPII—SPI Interrupt Request

0 = No interrupt request is pending for the SPI.

1 = An interrupt request from the SPI is awaiting service.

ADCI-ADC Interrupt Request

0 = No interrupt request is pending for the Analog-to-Digital Converter.

1 = An interrupt request from the Analog-to-Digital Converter is awaiting service.

Interrupt Request 1 Register

The Interrupt Request 1 (IRQ1) register (Table 24) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1 register to determine if any interrupt requests are pending.

Table 24. Interrupt Request 1 Register (IRQ1)

BITS	7	6	5	4	3	2	1	0
FIELD	PAD7I	PAD6I	PAD5I	PAD4I	PAD3I	PAD2I	PAD1I	PAD0I
RESET	0	0	0	0	0	0	0	0
R/W								
ADDR				FC	3Н			

PADxI—Port A or Port D Pin x Interrupt Request

0 = No interrupt request is pending for GPIO Port A or Port D pin x.

1 = An interrupt request from GPIO Port A or Port D pin x is awaiting service.

where *x* indicates the specific GPIO Port pin number (0 through 7). For each pin, only 1 of either Port A or Port D can be enabled for interrupts at any one time. Port selection (A or D) is determined by the values in the Interrupt Port Select Register.

PS017610-0404 Interrupt Controller

Capture mode

- 0 = Count is captured on the rising edge of the Timer Input signal.
- 1 = Count is captured on the falling edge of the Timer Input signal.

Compare mode

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the timer is enabled, the Timer Output signal is complemented upon timer Reload.

Gated mode

- 0 = Timer counts when the Timer Input signal is High (1) and interrupts are generated on the falling edge of the Timer Input.
- 1 = Timer counts when the Timer Input signal is Low (0) and interrupts are generated on the rising edge of the Timer Input.

Capture/Compare mode

- 0 = Counting is started on the first rising edge of the Timer Input signal. The current count is captured on subsequent rising edges of the Timer Input signal.
- 1 = Counting is started on the first falling edge of the Timer Input signal. The current count is captured on subsequent falling edges of the Timer Input signal.

PRES—Prescale value.

The timer input clock is divided by 2^{PRES} , where PRES can be set from 0 to 7. The prescaler is reset each time the Timer is disabled. This insures proper clock division each time the Timer is restarted.

- 000 = Divide by 1
- 001 = Divide by 2
- 010 = Divide by 4
- 011 = Divide by 8
- 100 = Divide by 16
- 101 = Divide by 32
- 110 = Divide by 64
- 111 = Divide by 128

TMODE—Timer mode

- 000 = One-Shot mode
- 001 = Continuous mode
- 010 = Counter mode
- 011 = PWM mode
- 100 = Capture mode
- 101 = Compare mode
- 110 = Gated mode
- 111 = Capture/Compare mode

PS017610-0404 Timers

UART Interrupts

The UART features separate interrupts for the transmitter and the receiver. In addition, when the UART primary functionality is disabled, the Baud Rate Generator can also function as a basic timer with interrupt capability.

Transmitter Interrupts

The transmitter generates an interrupt anytime the Transmit Data Register Empty bit (TDRE) is set to 1. This indicates that the transmitter is ready to accept new data for transmission. Writing to the UART Transmit Data register clears the UART Transmit interrupt.

Receiver Interrupts

The receiver generates an interrupt when any of the following occurs:

- A data byte has been received and is available in the UART Receive Data register.
 This interrupt can be disabled independent of the other receiver interrupt sources.
- A break is received.
- An overrun is detected.
- A data framing error is detected.

Baud Rate Generator Interrupts

If the Baud Rate Generator (BRG) interrupt enable is set, the UART Receiver interrupt asserts when the UART Baud Rate Generator reloads. This action allows the Baud Rate Generator to function as an additional counter if the UART functionality is not employed.

UART Baud Rate Generator

The UART Baud Rate Generator creates a lower frequency baud rate clock for data transmission. The input to the Baud Rate Generator is the system clock. The UARTx Baud Rate High and Low Byte registers combine to create a 16-bit baud rate divisor value (BRG[15:0]) that sets the data transmission rate (baud rate) of the UART. The UART data rate is calculated using the following equation:

UART Data Rate (bits/s) =
$$\frac{System\ Clock\ Frequency\ (Hz)}{16 \times UART\ Baud\ Rate\ Divisor\ Value}$$

When the UART is disabled, the Baud Rate Generator can function as a basic 16-bit timer with interrupt on time-out. To configure the Baud Rate Generator as a timer with interrupt on time-out, complete the following procedure:

- Disable the UART by clearing the REN and TEN bits in the UART Control 0 register to 0.
- Load the desired 16-bit count value into the UART Baud Rate High and Low Byte registers.

PS017610-0404 UART



3. Enable the Baud Rate Generator timer function and associated interrupt by setting the BIRQ bit in the UARTx Control 1 register to 1.

UART Control Register Definitions

The UART control registers support both the UARTs and the associated Infrared Encoder/Decoders. For more information on the infrared operation, refer to the **Infrared Encoder/Decoder** chapter on page 95.

UART*x* Transmit Data Register

Data bytes written to the UARTx Transmit Data register (Table 50) are shifted out on the TXDx pin. The Write-only UARTx Transmit Data register shares a Register File address with the Read-only UARTx Receive Data register.

Table 50. UARTx Transmit Data Register (UxTXD)

BITS	7	6	5	4	3	2	1	0		
FIELD		TXD								
RESET	X	X	X	X	X	X	X	X		
R/W	W	W	W	W	W	W	W	W		
ADDR				F40H ar	nd F48H					

TXD-Transmit Data

UART transmitter data byte to be shifted out through the TXDx pin.

PS017610-0404 UART



SPI Baud Rate High and Low Byte Registers

The SPI Baud Rate High and Low Byte registers combine to form a 16-bit reload value, BRG[15:0], for the SPI Baud Rate Generator. The reload value must be greater than or equal to 0002H for proper SPI operation (maximum baud rate is system clock frequency divided by 4). The SPI baud rate is calculated using the following equation:

SPI Baud Rate (bits/s) =
$$\frac{System\ Clock\ Frequency\ (Hz)}{2 \times BRG[15:0]}$$

Table 64. SPI Baud Rate High Byte Register (SPIBRH)

BITS	7	6	5	4	3	2	1	0			
FIELD		BRH									
RESET	1	1	1	1	1	1	1	1			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
ADDR				F6	6Н						

BRH = SPI Baud Rate High Byte

Most significant byte, BRG[15:8], of the SPI Baud Rate Generator's reload value.

Table 65. SPI Baud Rate Low Byte Register (SPIBRL)

BITS	7	6	5	4	3	2	1	0			
FIELD		BRL									
RESET	1	1	1	1	1	1	1	1			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/w			
ADDR		F67H									

BRL = SPI Baud Rate Low Byte

Least significant byte, BRG[7:0], of the SPI Baud Rate Generator's reload value.

- The I²C Controller waits for the slave to send an Acknowledge (by pulling the SDA signal Low). If the slave pulls the SDA signal High (Not-Acknowledge), the I²C Controller sends a Stop signal.
- If the slave needs to service an interrupt, it pulls the SCL signal Low, which halts I²C operation.
- 4. If there is no other data in the I²C Data register or the STOP bit in the I²C Control register is set by software, then the Stop signal is sent.

Figure 79 illustrates the data transfer format for a 7-bit addressed slave. Shaded regions indicate data transferred from the I²C Controller to slaves and unshaded regions indicate data transferred from the slaves to the I²C Controller.



Figure 79. 7-Bit Addressed Slave Data Transfer Format

The data transfer format for a transmit operation on a 7-bit addressed slave is as follows:

- 1. Software asserts the IEN bit in the I²C Control register.
- 2. Software asserts the TXI bit of the I²C Control register to enable Transmit interrupts.
- 3. The I²C interrupt asserts, because the I²C Data register is empty
- 4. Software responds to the TDRE bit by writing a 7-bit slave address followed by a 0 (write) to the I^2C Data register.
- 5. Software asserts the START bit of the I²C Control register.
- 6. The I²C Controller sends the START condition to the I²C slave.
- 7. The I²C Controller loads the I²C Shift register with the contents of the I²C Data register.
- 8. After one bit of address has been shifted out by the SDA signal, the Transmit interrupt is asserted.
- 9. Software responds by writing the contents of the data into the I²C Data register.
- 10. The I²C Controller shifts the rest of the address and write bit out by the SDA signal.
- 11. The I^2C slave sends an acknowledge (by pulling the SDA signal low) during the next high period of SCL. The I^2C Controller sets the ACK bit in the I^2C Status register.
- 12. The I²C Controller loads the contents of the I²C Shift register with the contents of the I²C Data register.
- 13. The I²C Controller shifts the data out of via the SDA signal. After the first bit is sent, the Transmit interrupt is asserted.

PS017609-0803 I2C Controller



When the DMA is configured for two-byte word transfers, the DMAx I/O Address register must contain an even numbered address.

Table 72. DMAx I/O Address Register (DMAxIO)

BITS	7	6	5	4	3	2	1	0
FIELD	DMA_IO							
RESET	X	X	X	X	X	X	X	X
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	FB1H, FB9H							

DMA_IO—DMA on-chip peripheral control register address

This byte sets the low byte of the on-chip peripheral control register address on Register File Page FH (addresses F00H to FFFH).

DMAx Address High Nibble Register

The DMAx Address High register specifies the upper four bits of address for the Start/Current and End Addresses of DMAx.

Table 73. DMAx Address High Nibble Register (DMAxH)

BITS	7	6	5	4	3	2	1	0
FIELD	DMA_END_H DMA_START_H							
RESET	X	X	X	X	X	X	X	X
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	FB2H, FHAH							

DMA_END_H—DMAx End Address High Nibble

These bits, used with the DMAx End Address Low register, form a 12-bit End Address. The full 12-bit address is given by {DMA_END_H[3:0], DMA_END[7:0]}.

DMA_START_H—DMAx Start/Current Address High Nibble

These bits, used with the DMAx Start/Current Address Low register, form a 12-bit Start/Current Address. The full 12-bit address is given by {DMA_START_H[3:0], DMA_START[7:0]}.

ZiLOG

Analog-to-Digital Converter

Overview

The Analog-to-Digital Converter (ADC) converts an analog input signal to a 10-bit binary number. The features of the sigma-delta ADC include:

- 12 analog input sources are multiplexed with general-purpose I/O ports
- Interrupt upon conversion complete
- Internal voltage reference generator
- Direct Memory Access (DMA) controller can automatically initiate data conversion and transfer of the data from 1 to 12 of the analog inputs.

Architecture

Figure 83 illustrates the three major functional blocks (converter, analog multiplexer, and voltage reference generator) of the ADC. The ADC converts an analog input signal to its digital representation. The 12-input analog multiplexer selects one of the 12 analog input sources. The ADC requires an input reference voltage for the conversion. The voltage reference for the conversion may be input through the external VREF pin or generated internally by the voltage reference generator.

146

Flash Page Select Register

The Flash Page Select register is used to select one of the 128 available Flash memory pages to be erased in a Page Erase operation. Each Flash Page contains 512 bytes of Flash memory. During a Page Erase operation, all Flash memory having addresses with the most significant 7-bits given by FPS [6:0] are erased (all bytes written to FFH).

Table 87. Flash Page Select Register (FPS)

BITS	7	6	5	4	3	2	1	0
FIELD	Reserved	PAGE						
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR		FF9H						

Reserved

This bit is reserved and must be 0.

PAGE—Page Select

This 7-bit field identifies the Flash memory page for Page Erase operation.

Program Memory Address[15:9] = PAGE[6:0]

PS017610-0404 Flash Memory

153




Figure 88. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface (2)

Debug Mode

The operating characteristics of the Z8F640x family devices in Debug mode are:

- The eZ8 CPU fetch unit stops, idling the eZ8 CPU, unless directed by the OCD to execute specific instructions.
- The system clock operates unless in Stop mode.
- All enabled on-chip peripherals operate unless in Stop mode.
- Automatically exits Halt mode.
- Constantly refreshes the Watch-Dog Timer, if enabled.

Entering Debug Mode

The Z8F640x family device enters Debug mode following any of the following operations:

- Writing the DBGMODE bit in the OCD Control Register to 1 using the OCD interface.
- eZ8 CPU execution of a BRK (Breakpoint) instruction (when enabled).
- Break upon a Watchpoint match.
- If the DBG pin is Low when the Z8F640x family device exits Reset, the On-Chip Debugger automatically puts the device into Debug mode.

Exiting Debug Mode

The device exits Debug mode following any of the following operations:

• Clearing the DBGMODE bit in the OCD Control Register to 0.

PS017610-0404 On-Chip Debugger

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those listed in Table 100 may cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, unused inputs must be tied to one of the supply voltages (V_{DD} or V_{SS}).

Table 100. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	-40	+105	С	
Storage temperature	-65	+150	С	
Voltage on any pin with respect to V _{SS}	-0.3	+5.5	V	1
Voltage on V _{DD} pin with respect to V _{SS}	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	μA	
Maximum output current from active output pin	-25	+25	mA	
80-Pin QFP Maximum Ratings at -40°C to 70°C				
Total power dissipation		550	mW	
Maximum current into V_{DD} or out of V_{SS}		150	mA	
80-Pin QFP Maximum Ratings at 70°C to 105°C				
Total power dissipation		200	mW	
Maximum current into V _{DD} or out of V _{SS}		56	mA	
68-Pin PLCC Maximum Ratings at -40°C to 70°C				
Total power dissipation		1000	mW	
Maximum current into V _{DD} or out of V _{SS}		275	mA	

Notes:

PS017610-0404 Electrical Characteristics

This voltage applies to all pins except the following: V_{DD}, AV_{DD}, pins supporting analog input (Port B and Port H), RESET, and where noted otherwise.

Table 128. Ordering Information (Continued)

Part	Flash KB (Bytes)	RAM KB (Bytes)	Max. Speed (MHz)	Temp (⁰ C)	Voltage (V)	Package	Part Number			
Z8 Encore! with 64KB Flash, Standard Temperature										
Z8 Encore!®	64 (65,536)	4 (4096)	20	0 to +70	3.0 - 3.6	PDIP-40	Z8F6401PM020SC			
Z8 Encore!®	64 (65,536)	4 (4096)	20	0 to +70	3.0 - 3.6	LQFP-44	Z8F6401AN020SC			
Z8 Encore!®	64 (65,536)	4 (4096)	20	0 to +70	3.0 - 3.6	PLCC-44	Z8F6401VN020SC			
Z8 Encore!®	64 (65,536)	4 (4096)	20	0 to +70	3.0 - 3.6	LQFP-64	Z8F6402AR020SC			
Z8 Encore!®	64 (65,536)	4 (4096)	20	0 to +70	3.0 - 3.6	PLCC-68	Z8F6402VS020SC			
Z8 Encore!®	64 (65,536)	4 (4096)	20	0 to +70	3.0 - 3.6	QFP-80	Z8F6403FT020SC			
Z8 Encore!®	Z8 Encore!® with 16KB Flash, Extended Temperature									
Z8 Encore!®	16 (16,384)	2 (2048)	20	-40 to +105	3.0 - 3.6	PDIP-40	Z8F1601PM020EC			
Z8 Encore!®	16 (16,384)	2 (2048)	20	-40 to +105	3.0 - 3.6	LQFP-44	Z8F1601AN020EC			
Z8 Encore!®	16 (16,384)	2 (2048)	20	-40 to +105	3.0 - 3.6	PLCC-44	Z8F1601VN020EC			
Z8 Encore!®	16 (16,384)	2 (2048)	20	-40 to +105	3.0 - 3.6	LQFP-64	Z8F1602AR020EC			
Z8 Encore!®	16 (16,384)	2 (2048)	20	-40 to +105	3.0 - 3.6	PLCC-68	Z8F1602VS020EC			
Z8 Encore!®	with 24KB	Flash, Exter	nded Temper	ature						
Z8 Encore!®	24 (24,576)	2 (2048)	20	-40 to +105	3.0 - 3.6	PDIP-40	Z8F2401PM020EC			
Z8 Encore!®	24 (24,576)	2 (2048)	20	-40 to +105	3.0 - 3.6	LQFP-44	Z8F2401AN020EC			
Z8 Encore!®	24 (24,576)	2 (2048)	20	-40 to +105	3.0 - 3.6	PLCC-44	Z8F2401VN020EC			
Z8 Encore!®	24 (24,576)	2 (2048)	20	-40 to +105	3.0 - 3.6	LQFP-64	Z8F2402AR020EC			
Z8 Encore!®	24 (24,576)	2 (2048)	20	-40 to +105	3.0 - 3.6	PLCC-68	Z8F2402VS020EC			
Z8 Encore! with 32KB Flash, Extended Temperature										
Z8 Encore!®	32 (32,768)	2 (2048)	20	-40 to +105	3.0 - 3.6	PDIP-40	Z8F3201PM020EC			
Z8 Encore!®	32 (32,768)	2 (2048)	20	-40 to +105	3.0 - 3.6	LQFP-44	Z8F3201AN020EC			
Z8 Encore!®	32 (32,768)	2 (2048)	20	-40 to +105	3.0 - 3.6	PLCC-44	Z8F3201VN020EC			
Z8 Encore!®	32 (32,768)	2 (2048)	20	-40 to +105	3.0 - 3.6	LQFP-64	Z8F3202AR020EC			
Z8 Encore!®	32 (32,768)	2 (2048)	20	-40 to +105	3.0 - 3.6	PLCC-68	Z8F3202VS020EC			

PS017610-0404 Ordering Information