



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	46
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f3202ar020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Tables

Table 1.	Z8F640x Family Part Selection Guide2
Table 2.	Z8F640x Family Package Options
Table 3.	Signal Descriptions
Table 4.	Pin Characteristics of the Z8F640x family 15
Table 5.	Z8F640x Family Program Memory Maps 18
Table 6.	Z8F640x Family Data Memory Maps 19
Table 7.	Register File Address Map 20
Table 8.	Reset and STOP Mode Recovery Characteristics
	and Latency
Table 9.	Reset Sources and Resulting Reset Type $\ldots \ldots 26$
Table 10.	STOP Mode Recovery Sources and Resulting Action $\dots 29$
Table 11.	Port Availability by Device and Package Type
Table 12.	Port Alternate Function Mapping
Table 13.	Port A-H GPIO Address Registers (PxADDR)
Table 14.	GPIO Port Registers and Sub-Registers
Table 15.	Port A-H Control Registers (PxCTL)
Table 16.	Port A-H Data Direction Sub-Registers 39
Table 17.	Port A-H Alternate Function Sub-Registers
Table 18.	Port A-H Output Control Sub-Registers
Table 19.	Port A-H High Drive Enable Sub-Registers
Table 20.	Port A-H Input Data Registers (PxIN)
Table 21.	Port A-H STOP Mode Recovery Source Enable
	Sub-Registers
Table 22.	Port A-H Output Data Register (PxOUT)
Table 23.	Interrupt Vectors in Order of Priority
Table 24.	Interrupt Request 0 Register (IRQ0)
Table 25.	Interrupt Request 1 Register (IRQ1)
Table 26.	Interrupt Request 2 Register (IRQ2)
Table 27.	IRQ0 Enable and Priority Encoding
Table 28.	IRQ0 Enable High Bit Register (IRQ0ENH) 51
Table 29.	IRQ0 Enable Low Bit Register (IRQ0ENL) $\dots 52$
Table 30.	IRQ1 Enable and Priority Encoding $\hdots52$
Table 31.	IRQ1 Enable Low Bit Register (IRQ1ENL)



- Power-On Reset (POR)
- 3.0-3.6V operating voltage with 5V-tolerant inputs
- 0° to +70°C standard temperature and -40° to +105°C extended temperature operating ranges

Part Selection Guide

Table 1 identifies the basic features and package styles available for each device within the Z8F640x family product line.

Table 1. Z8F640x Family Part Selection Guide

Part Number	Flash (KB)	RAM (KB)	I/O	16-bit Timers with PWM		UARTs with IrDA	I ² C	SPI		64/68-pin packages	
Z8F1601	16	2	31	3	8	2	1	1	Х		
Z8F1602	16	2	46	4	12	2	1	1		Х	
Z8F2401	24	2	31	3	8	2	1	1	Х		
Z8F2402	24	2	46	4	12	2	1	1		Х	
Z8F3201	32	2	31	3	8	2	1	1	Х		
Z8F3202	32	2	46	4	12	2	1	1		Х	
Z8F4801	48	4	31	3	8	2	1	1	Х		
Z8F4802	48	4	46	4	12	2	1	1		Х	
Z8F4803	48	4	60	4	12	2	1	1			Х
Z8F6401	64	4	31	3	8	2	1	1	Х		
Z8F6402	64	4	46	4	12	2	1	1		Х	
Z8F6403	64	4	60	4	12	2	1	1			Х

6

ZiLOG

Signal and Pin Descriptions

Overview

The Z8F640x family products are available in a variety of packages styles and pin configurations. This chapter describes the signals and available pin configurations for each of the package styles. For information regarding the physical package specifications, please refer to the chapter Packaging on page 206.

Available Packages

Table 2 identifies the package styles that are available for each device within the Z8F640x family product line.

Part Number	40-pin PDIP	44-pin LQFP	44-pin PLCC	64-pin LQFP	68-pin PLCC	80-pin QFP
Z8F1601	Х	Х	Х			
Z8F1602				Х	Х	
Z8F2401	Х	Х	Х			
Z8F2402				Х	Х	
Z8F3201	Х	Х	Х			
Z8F3202				Х	Х	
Z8F4801	Х	Х	Х			
Z8F4802				Х	Х	
Z8F4803						Х
Z8F6401	Х	Х	Х			
Z8F6402				Х	Х	
Z8F6403						Х

Table 2. Z8F640x family Package Options



Signal Mnemonic	I/O	Description
UART Controllers		
TXD0 / TXD1	0	Transmit Data. These signals are the transmit outputs from the UARTs. The TXD signals are multiplexed with general-purpose I/O pins.
RXD0 / RXD1	Ι	Receive Data. These signals are the receiver inputs for the UARTs and IrDAs. The RXD signals are multiplexed with general-purpose I/O pins.
CTS0 / CTS1	Ι	Clear To Send. These signals are control inputs for the UARTs. The $\overline{\text{CTS}}$ signals are multiplexed with general-purpose I/O pins.
Timers (Timer 3 is u	navailab	e in the 40-and 44-pin packages)
TOOUT / T1OUT/ T2OUT / T3OUT	0	Timer Output 0-3. These signals are output pins from the timers. The Timer Output signals are multiplexed with general-purpose I/O pins. T2OUT is not supported in the 40-pin package. T3OUT is not supported in the 40- and 44-pin packages.
T0IN / T1IN/ T2IN / T3IN	Ι	Timer Input 0-3. These signals are used as the capture, gating and counter inputs. The Timer Input signals are multiplexed with general-purpose I/O pins. T3IN is not supported in the 40- and 44-pin packages.
Analog		
ANA[11:0]	Ι	Analog Input. These signals are inputs to the analog-to-digital converter (ADC). The ADC analog inputs are multiplexed with general-purpose I/O pins.
VREF	Ι	Analog-to-digital converter reference voltage input. The VREF pin should be left unconnected (or capacitively coupled to analog ground) if the internal voltage reference is selected as the ADC reference voltage.
Oscillators		
XIN	Ι	External Crystal Input. This is the input pin to the crystal oscillator. A crystal can be connected between it and the XOUT pin to form the oscillator.
XOUT	0	External Crystal Output. This pin is the output of the crystal oscillator. A crystal can be connected between it and the XIN pin to form the oscillator. When the system clock is referred to in this manual, it refers to the frequency of the signal at this pin.
RCOUT	0	RC Oscillator Output. This signal is the output of the RC oscillator. It is multiplexed with a general-purpose I/O pin.
On-Chip Debugger		
DBG	I/O	Debug. This pin is the control and data input and output to and from the On-Chip Debugger. For operation of the On-chip debugger, all power pins (V_{DD} and AV_{DD} must be supplied with power, and all ground pins (V_{SS} and AV_{SS} must be grounded. This pin is open-drain and must have an external pull-up resistor to ensure proper operation.

Table 2. Signal Descriptions (Continued)



System and Short Resets

During a System Reset, the Z8F640x family device is held in Reset for 514 cycles of the Watch-Dog Timer oscillator followed by 16 cycles of the system clock (crystal oscillator). A Short Reset differs from a System Reset only in the number of Watch-Dog Timer oscillator cycles required to exit Reset. A Short Reset requires only 66 Watch-Dog Timer oscillator cycles. Unless specifically stated otherwise, System Reset and Short Reset are referred to collectively as Reset.

During Reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crystal oscillator and Watch-Dog Timer oscillator continue to run. The system clock begins operating following the Watch-Dog Timer oscillator cycle count. The eZ8 CPU and on-chip peripherals remain idle through the 16 cycles of the system clock.


Upon Reset, control registers within the Register File that have a defined Reset value are loaded with their reset values. Other control registers (including the Stack Pointer, Register Pointer, and Flags) and general-purpose RAM are undefined following Reset. The eZ8 CPU fetches the Reset vector at Program Memory addresses 0002H and 0003H and loads that value into the Program Counter. Program execution begins at the Reset vector address.

Reset Sources

Table 8 lists the reset sources and type of Reset as a function of the Z8F640x family device operating mode. The text following provides more detailed information on the individual Reset sources. Please note that Power-On Reset / Voltage Brown-Out events always have priority over all other possible reset sources to insure a full system reset occurs.

Operating Mode	Reset Source	Reset Type
Normal or Halt modes	Power-On Reset / Voltage Brown-Out	System Reset
	Watch-Dog Timer time-out when configured for Reset	Short Reset
	RESET pin assertion	Short Reset
	On-Chip Debugger initiated Reset (OCDCTL[1] set to 1)	System Reset except the On-Chip Debugger is unaffected by the reset
Stop mode	Power-On Reset / Voltage Brown-Out	System Reset
	RESET pin assertion	System Reset
	DBG pin driven Low	System Reset

Table 8. Reset Sources and Resulting Reset Type



General-Purpose I/O

Overview

The Z8F640x family products support a maximum of seven 8-bit ports (Ports A-G) and one 4-bit port (Port H) for general-purpose input/output (I/O) operations. Each port contains control and data registers. The GPIO control registers are used to determine data direction, open-drain, output drive current and alternate pin functions. Each port pin is individually programmable.

GPIO Port Availability By Device

Not all Z8F640x family products support all 8 ports (A-H). Table 10 lists the port pins available with each device and package type.

Table 10. Port Availability by Device and Package Type

Device	Packages	Port A	Port B	Port C	Port D	Port E	Port F	Port G	Port H
Z8F1601	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-
Z8F1601	44-pin	[7:0]	[7:0]	[7:0]	[6:0]				
Z8F1602	64- and 68-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7]	[3]	[3:0]
Z8F2401	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-
Z8F2401	44-pin	[7:0]	[7:0]	[7:0]	[6:0]	-	-	-	-
Z8F2402	64- and 68-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7]	[3]	[3:0]
Z8F3201	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-
Z8F3201	44-pin	[7:0]	[7:0]	[7:0]	[6:0]	-	-	-	-
Z8F3202	64- and 68-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7]	[3]	[3:0]
Z8F4801	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-
Z8F4801	44-pin	[7:0]	[7:0]	[7:0]	[6:0]	-	-	-	-
Z8F4802	64- and 68-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7]	[3]	[3:0]
Z8F4803	80-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[3:0]
Z8F6401	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-



Port Register Mnemonic	Port Register Name
PxADDR	Port A-H Address Register (Selects sub-registers)
PxCTL	Port A-H Control Register (Provides access to sub-registers)
PxIN	Port A-H Input Data Register
PxOUT	Port A-H Output Data Register
Port Sub-Register Mnemonic	Port Register Name
PxDD	Data Direction
PxAF	Alternate Function
PxOC	Output Control (Open-Drain)
PxHDE	High Drive Enable
PxSMRE	STOP Mode Recovery Source Enable

Table 12. GPIO Port Registers and Sub-Registers

Port A-H Address Registers

The Port A-H Address registers select the GPIO Port functionality accessible through the Port A-H Control registers. The Port A-H Address and Control registers combine to provide access to all GPIO Port control (Table 13).

Table 13. Port A-H GPIO Address Registers (PxADDR)

BITS	7	6	5	4	3	2	1	0			
FIELD		PADDR[7:0]									
RESET		00H									
R/W		R/W									
ADDR		FD0H, FD4H, FD8H, FDCH, FE0H, FE4H, FE8H, FECH									



52

BITS	7	6	5	4	3	2	1	0			
FIELD	T2ENL	T1ENL	T0ENL	U0RENL	U0TENL	I2CENL	SPIENL	ADCENL			
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
ADDR		FC2H									

Table 28. IRQ0 Enable Low Bit Register (IRQ0ENL)

T2ENL—Timer 2 Interrupt Request Enable Low Bit T1ENL—Timer 1 Interrupt Request Enable Low Bit T0ENL—Timer 0 Interrupt Request Enable Low Bit U0RENL—UART 0 Receive Interrupt Request Enable Low Bit U0TENL—UART 0 Transmit Interrupt Request Enable Low Bit I2CENL—I²C Interrupt Request Enable Low Bit SPIENL—SPI Interrupt Request Enable Low Bit ADCENL—ADC Interrupt Request Enable Low Bit


IRQ1 Enable High and Low Bit Registers

The IRQ1 Enable High and Low Bit registers (Tables 30 and 31) form a priority encoded enabling for interrupts in the Interrupt Request 1 register. Priority is generated by setting bits in each register. Table 29 describes the priority control for IRQ1.

IRQ1ENH[x]	IRQ1ENL[x]	Priority	Description
0	0	Disabled	Disabled
0	1	Level 1	Low
1	0	Level 2	Nominal
1	1	Level 3	High

Table 29. IRQ1 Enable and Priority Encoding

where *x* indicates the register bits from 0 through 7.



Timers

Overview

The Z8F640x family products contain three to four 16-bit reloadable timers that can be used for timing, event counting, or generation of pulse-width modulated (PWM) signals. The timers' features include:

- 16-bit reload counter
- Programmable prescaler with prescale values from 1 to 128
- PWM output generation
- Capture and compare capability
- External input pin for timer input, clock gating, or capture signal. External input pin signal frequency is limited to a maximum of one-fourth the system clock frequency.
- Timer output pin
- Timer interrupt

In addition to the timers described in this chapter, the Baud Rate Generators for any unused UART, SPI, or I^2C peripherals may also be used to provide basic timing functionality. Refer to the respective serial communication peripheral chapters for information on using the Baud Rate Generators as timers. Timer 3 is unavailable in the 40- and 44-pin packages.

Architecture

Figure 66 illustrates the architecture of the timers.



Middle byte, Bits[15:8], of the 24-bit WDT reload value.

BITS	7	6	5	4	3	2	1	0			
FIELD	WDTL										
RESET	1	1	1	1	1	1	1	1			
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*			
ADDR	FF3H										
R/W* - Re	R/W* - Read returns the current WDT count value. Write sets the desired Reload Value.										

Table 49. Watch-Dog Timer Reload Low Byte Register (WDTL)

WDTL-WDT Reload Low

Least significant byte (LSB), Bits[7:0], of the 24-bit WDT reload value.



- 1. Disable the SPI by clearing the SPIEN bit in the SPI Control register to 0.
- 2. Load the desired 16-bit count value into the SPI Baud Rate High and Low Byte registers.
- 3. Enable the Baud Rate Generator timer function and associated interrupt by setting the BIRQ bit in the SPI Control register to 1.

SPI Control Register Definitions

SPI Data Register

The SPI Data register stores both the outgoing (transmit) data and the incoming (received) data. Reads from the SPI Data register always return the current contents of the 8-bit shift register.

With the SPI configured as a Master, writing a data byte to this register initiates the data transmission. With the SPI configured as a Slave, writing a data byte to this register loads the shift register in preparation for the next data transfer with the external Master. In either the Master or Slave modes, if a transmission is already in progress, writes to this register are ignored and the Overrun error flag, OVR, is set in the SPI Status register.

When the character length is less than 8 bits (as set by the NUMBITS field in the SPI Mode register), the transmit character must be left justified in the SPI Data register. A received character of less than 8 bits will be right justified. For example, if the SPI is configured for 4-bit characters, the transmit characters must be written to SPIDATA[7:4] and the received characters are read from SPIDATA[3:0].

BITS	7	6	5	4	3	2	1	0
FIELD	DATA							
RESET	Х	Х	Х	Х	Х	Х	Х	Х
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR		F60H						

 Table 60. SPI Data Register (SPIDATA)

DATA—Data Transmit and/or receive data.



ADC Data High Byte Register

The ADC Data High Byte register contains the upper eight bits of the 10-bit ADC output. During a conversion, this value is invalid. Access to the ADC Data High Byte register is read-only. The full 10-bit ADC result is given by {ADCD_H[7:0], ADCD_L[7:6]}.

BITS	7	7 6 5 4 3 2 1 0								
FIELD		ADCD_H								
RESET		Х								
R/W		R								
ADDR		F72H								

Table 81. ADC Data High Byte Register (ADCD_H)

ADCD_H—ADC Data High Byte

This byte contains the upper eight bits of the 10-bit ADC output. These bits are not valid during a conversion. These bits are undefined after a Reset.

ADC Data Low Bits Register

The ADC Data Low Bits register contains the lower two bits of the conversion value. During a conversion this value is invalid. Access to the ADC Data Low Bits register is readonly. The full 10-bit ADC result is given by {ADCD_H[7:0], ADCD_L[7:6]}.

BITS	7	6	5	4	3	0			
FIELD	ADC	D_L	Reserved						
RESET	2	K	Х						
R/W	I	ર	R						
ADDR		F73H							

Table 82. ADC Data Low Bits Register (ADCD_L)

ADCD_L—ADC Data Low Bits

These are the least significant two bits of the 10-bit ADC output. During a conversion, this value is invalid. These bits are undefined after a Reset.

Reserved

These bits are reserved and are always undefined.



If the OCD receives a Serial Break (nine or more continuous bits Low) the Auto-Baud Detector/Generator resets. The Auto-Baud Detector/Generator can then be reconfigured by sending 80H.

OCD Serial Errors

The On-Chip Debugger can detect any of the following error conditions on the DBG pin:

- Serial Break (a minimum of nine continuous bits Low)
- Framing Error (received Stop bit is Low)
- Transmit Collision (OCD and host simultaneous transmission detected by the OCD)

When the OCD detects one of these errors, it aborts any command currently in progress, transmits a four character long Serial Break back to the host, and resets the Auto-Baud Detector/Generator. A Framing Error or Transmit Collision may be caused by the host sending a Serial Break to the OCD. Because of the open-drain nature of the interface, returning a Serial Break break back to the host only extends the length of the Serial Break if the host releases the Serial Break early.

The host should transmit a Serial Break on the DBG pin when first connecting to the Z8F640x family device or when recovering from an error. A Serial Break from the host resets the Auto-Baud Generator/Detector but does not reset the OCD Control register. A Serial Break leaves the Z8F640x family device in Debug mode if that is the current mode. The OCD is held in Reset until the end of the Serial Break when the DBG pin returns High. Because of the open-drain nature of the DBG pin, the host can send a Serial Break to the OCD even if the OCD is transmitting a character.

Breakpoints

Execution Breakpoints are generated using the BRK instruction (opcode 00H). When the eZ8 CPU decodes a BRK instruction, it signals the On-Chip Debugger. If Breakpoints are enabled, the OCD enters Debug mode and idles the eZ8 CPU. If Breakpoints are not enabled, the OCD ignores the BRK signal and the BRK instruction operates as an NOP.

Breakpoints in Flash Memory

The BRK instruction is opcode 00H, which corresponds to the fully programmed state of a byte in Flash memory. To implement a Breakpoint, write 00H to the desired address, overwriting the current instruction. To remove a Breakpoint, the corresponding page of Flash memory must be erased and reprogrammed with the original data.

Watchpoints

The On-Chip Debugger can set one Watchpoint to cause a Debug Break. The Watchpoint identifies a single Register File address. The Watchpoint can be set to break on reads and/ or writes of the selected Register File address. Additionally, the Watchpoint can be configured to break only when a specific data value is read and/or written from the specified reg-

167

ZiLOG

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those listed in Table 100 may cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, unused inputs must be tied to one of the supply voltages (V_{DD} or V_{SS}).

Table 100. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	-40	+105	С	
Storage temperature	-65	+150	С	
Voltage on any pin with respect to V _{SS}	-0.3	+5.5	V	1
Voltage on V_{DD} pin with respect to V_{SS}	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	μA	
Maximum output current from active output pin	-25	+25	mA	
80-Pin QFP Maximum Ratings at -40°C to 70°C				
Total power dissipation		550	mW	
Maximum current into V _{DD} or out of V _{SS}		150	mA	
80-Pin QFP Maximum Ratings at 70°C to 105°C				
Total power dissipation		200	mW	
Maximum current into V _{DD} or out of V _{SS}		56	mA	
68-Pin PLCC Maximum Ratings at -40°C to 70°C				
Total power dissipation		1000	mW	
Maximum current into V _{DD} or out of V _{SS}		275	mA	

Notes:

 This voltage applies to all pins except the following: V_{DD}, AV_{DD}, pins supporting analog input (Port B and Port H), RESET, and where noted otherwise.



On-Chip Peripheral AC and DC Electrical Characteristics

		T _A =	-40 ⁰ C to 1	40 ⁰ C to 105 ⁰ C		
Symbol	Parameter	Minimum	Typical ¹	Maximum	Units	Conditions
V _{POR}	Power-On Reset Voltage Threshold	2.40	2.70	2.90	V	$V_{DD} = V_{POR}$
V _{VBO}	Voltage Brown-Out Reset Voltage Threshold	2.30	2.60	2.85	V	$V_{DD} = V_{VBO}$
	V _{POR} to V _{VBO} hysteresis	50	100	-	mV	
	Starting V _{DD} voltage to ensure valid Power-On Reset.	-	V _{SS}	-	V	
	n the typical column is from a l are not tested in production		ion at 3.3V	and 0 ⁰ C. The	ese values	s are provided for design guidance
T _{ANA}	Power-On Reset Analog Delay	-	50	-	μS	V _{DD} > V _{POR} ; T _{POR} Digital Reset delay follows T _{ANA}
T _{POR}	Power-On Reset Digital Delay	_	10.2	-	ms	512 WDT Oscillator cycles (50KHz) + 70 System Clock cycles (20MHz)
T _{VBO}	Voltage Brown-Out Pulse Rejection Period	_	10	-	ns	V_{DD} < V_{VBO} to generate a Reset.
T _{RAMP}	Time for VDD to transition from V_{SS} to V_{POR} to ensure valid Reset	0.10	_	100	ms	

Table 103. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing

Table 104. Flash Memory Electrical Characteristics and Timing

	$V_{DD} = 3.0 - 3.6V$ $T_A = -40^{0}$ C to 105^{0} C				
Parameter	Minimum	Typical	Maximum	Units	Notes
Flash Byte Read Time	50	-	-	ns	
Flash Byte Program Time	20	-	40	μS	
Flash Page Erase Time	10	-	-	ms	



193

Assembly		Addres	Address Mode Opcode(s)		Flags						– Fetch Inst	
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	V	D	Н	Cycles C	
BTJZ bit, src, dst	if $src[bit] = 0$		r	F6	-	-	-	-	-	-	3	3
	$PC \leftarrow PC + X$		Ir	F7	-						3	4
CALL dst	$SP \leftarrow SP - 2$	IRR		D4	-	-	-	-	-	-	2	6
	$ @ SP \leftarrow PC PC \leftarrow dst $	DA		D6	-						3	3
CCF	$C \leftarrow \sim C$			EF	*	-	-	-	-	-	1	2
CLR dst	$dst \leftarrow 00H$	R		B0	-	-	-	-	-	-	2	2
		IR		B1	-						2	3
COM dst	$dst \leftarrow \sim dst$	R		60	-	*	*	0	-	-	2	2
		IR		61	-						2	3
CP dst, src	dst - src	r	r	A2	*	*	*	*	-	-	2	3
		r	Ir	A3	-						2	4
		R	R	A4	-						3	3
		R	IR	A5	-						3	4
		R	IM	A6	-						3	3
		IR	IM	A7	-						3	4
CPC dst, src	dst - src - C	r	r	1F A2	*	*	*	*	-	-	3	3
		r	Ir	1F A3	-						3	4
		R	R	1F A4	-						4	3
		R	IR	1F A5	-						4	4
		R	IM	1F A6	-						4	3
		IR	IM	1F A7	-						4	4
CPCX dst, src	dst - src - C	ER	ER	1F A8	*	*	*	*	-	-	5	3
		ER	IM	1F A9	-						5	3
CPX dst, src	dst - src	ER	ER	A8	*	*	*	*	-	-	4	3
		ER	IM	A9	-						4	3
Flags Notation:	* = Value is a function - = Unaffected X = Undefined	of the result	lt of the	operation.				et to to 1	0			

Table 126. eZ8 CPU Instruction Summary (Continued)



Abbreviation	Description	Abbreviation	Description
b	Bit position	IRR	Indirect Register Pair
сс	Condition code	р	Polarity (0 or 1)
Х	8-bit signed index or displacement	r	4-bit Working Register
DA	Destination address	R	8-bit register
ER	Extended Addressing register	r1, R1, Ir1, Irr1, IR1, rr1, RR1, IRR1, ER1	Destination address
IM	Immediate data value	r2, R2, Ir2, Irr2, IR2, rr2, RR2, IRR2, ER2	Source address
Ir	Indirect Working Register	RA	Relative
IR	Indirect register	rr	Working Register Pair
Irr	Indirect Working Register Pair	RR	Register Pair

Table 127. Opcode Map Abbreviations



For valuable information about hardware and software development tools, visit the ZiLOG web site at <u>www.zilog.com</u>. The latest released version of ZDS can be downloaded from this site.

Part Number Description

ZiLOG part numbers consist of a number of components, as indicated in the following examples:

ZiLOG Base Products				
Z8	ZiLOG 8-bit microcontroller product			
F6	Flash Memory			
64	Program Memory Size			
01	Device Number			
А	Package			
Ν	Pin Count			
020	Speed			
S	Temperature Range			
С	Environmental Flow			

Packages	A = LQFP
0	S = SOIC
	H = SSOP
	P = PDIP
	V = PLCC
	$\mathbf{F} = \mathbf{Q}\mathbf{F}\mathbf{P}$
Pin Count	H = 20 pins
	J = 28 pins
	M = 40 pins
	N = 44 pins
	R = 64 pins
	S = 68 pins
	T = 80 pins
Speed	020 = 20MHz
Temperature	$S = 0^{\circ}C$ to $+70^{\circ}C$
•	$E = -40^{\circ}C$ to $+105^{\circ}C$
Environmental Flow	C = Plastic-Standard

Example: Part number Z8F06401AN020SC is an 8-bit microcontroller product in an LQFP package, using 44 pins, operating with a maximum 20MHz external clock frequency over a 0°C to +70°C temperature range and built using the Plastic-Standard environmental flow.

Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x Z8 Encore!®



extended addressing register 184 external pin reset 29 eZ8 CPU features 3 eZ8 CPU instruction classes 187 eZ8 CPU instruction notation 183 eZ8 CPU instruction set 182 eZ8 CPU instruction summary 191

F

FCTL register 144 features, Z8 Encore![®] 1 first opcode map 204 FLAGS 185 flags register 185 flash controller 4 option bit address space 148 option bit configuration - reset 148 program memory address 0000H 149 program memory address 0001H 150 flash memory 138 arrangement 139 byte programming 142 code protection 141 configurations 138 control register definitions 144 controller bypass 143 electrical characteristics and timing 173 flash control register 144 flash option bits 142 flash status register 145 flow chart 140 frequency high and low byte registers 147 mass erase 143 operation 139 operation timing 141 page erase 143 page select register 146 FPS register 146 FSTAT register 145

G

gated mode 71 general-purpose I/O 33 GPIO 4, 33 alternate functions 34 architecture 34 control register definitions 36 input data sample timing 176 interrupts 36 port A-H address registers 37 port A-H alternate function sub-registers 39 port A-H control registers 38 port A-H data direction sub-registers 39 port A-H high drive enable sub-registers 41 port A-H input data registers 42 port A-H output control sub-registers 40 port A-H output data registers 43 port A-H stop mode recovery sub-registers 41 port availability by device 33 port input timing 176 port output timing 177

H

H 185 HALT 189 HALT mode 31, 189 hexadecimal number prefix/suffix 185

I

I²C 4 10-bit address read transaction 116 10-bit address transaction 114 10-bit addressed slave data transfer format 114 10-bit receive data format 116 7-bit address transaction 112 7-bit address, reading a transaction 115 7-bit addressed slave data transfer format 113 7-bit receive data transfer format 115 baud high and low byte registers 121 C status register 118 control register definitions 118



register 109, 126, 184 ADC control (ADCCTL) 135 ADC data high byte (ADCDH) 137 ADC data low bits (ADCDL) 137 baud low and high byte (I2C) 121 baud rate high and low byte (SPI) 110 control (SPI) 107 control, I2C 119 data, SPI 106 DMA status (DMAA_STAT) 131 DMA_ADC address 128 DMA_ADC control DMAACTL) 130 DMAx address high nibble (DMAxH) 126 DMAx control (DMAxCTL) 124 DMAx end/address low byte (DMAxEND) 128 DMAx start/current address low byte register (DMAxSTART) 128 flash control (FCTL) 144 flash high and low byte (FFREQH and FREEQL) 147 flash page select (FPS) 146 flash status (FSTAT) 145 GPIO port A-H address (PxADDR) 37 GPIO port A-H alternate function sub-registers 39 GPIO port A-H control address (PxCTL) 38 GPIO port A-H data direction sub-registers 39 I2C baud rate high (I2CBRH) 121 I2C control (I2CCTL) 119 I2C data (I2CDATA) 118 I2C status 118 I2C status (I2CSTAT) 118 I2Cbaud rate low (I2CBRL) 121 mode, SPI 109 OCD control 161 OCD status 162 OCD watchpoint address 164 OCD watchpoint control 163 OCD watchpoint data 164 SPI baud rate high byte (SPIBRH) 110 SPI baud rate low byte (SPIBRL) 110 SPI control (SPICTL) 107 SPI data (SPIDATA) 106 SPI status (SPISTAT) 108

status, I2C 118 status, SPI 108 UARTx baud rate high byte (UxBRH) 91 UARTx baud rate low byte (UxBRL) 92 UARTx Control 0 (UxCTL0) 89 UARTx control 1 (UxCTL1) 90 UARTx receive data (UxRXD) 87 UARTx status 0 (UxSTAT0) 87 UARTx status 1 (UxSTAT1) 89 UARTx transmit data (UxTXD) 86 watch-dog timer control (WDTCTL) 75 watch-dog timer reload high byte (WDTH) 76 watch-dog timer reload low byte (WDTL) 77 watch-dog timer reload upper byte (WDTU) 76 register file 17 register file address map 20 register pair 184 register pointer 185 reset and stop mode characteristics 25 and stop mode recovery 25 carry flag 188 controller 5 sources 26 **RET 190** return 190 return information 216 RL 191 **RLC 191** rotate and shift instructions 191 rotate left 191 rotate left through carry 191 rotate right 191 rotate right through carry 191 RP 185 RR 184, 191 rr 184 **RRC 191**

S

SBC 188 SCF 188, 189 SCK 101