

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f4801vn020ec00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# List of Tables

Table 1.	Z8F640x Family Part Selection Guide2
Table 2.	Z8F640x Family Package Options
Table 3.	Signal Descriptions
Table 4.	Pin Characteristics of the Z8F640x family 15
Table 5.	Z8F640x Family Program Memory Maps 18
Table 6.	Z8F640x Family Data Memory Maps 19
Table 7.	Register File Address Map 20
Table 8.	Reset and STOP Mode Recovery Characteristics
	and Latency
Table 9.	Reset Sources and Resulting Reset Type
Table 10.	STOP Mode Recovery Sources and Resulting Action $\dots 29$
Table 11.	Port Availability by Device and Package Type
Table 12.	Port Alternate Function Mapping
Table 13.	Port A-H GPIO Address Registers (PxADDR) 37
Table 14.	GPIO Port Registers and Sub-Registers
Table 15.	Port A-H Control Registers (PxCTL)
Table 16.	Port A-H Data Direction Sub-Registers 39
Table 17.	Port A-H Alternate Function Sub-Registers
Table 18.	Port A-H Output Control Sub-Registers
Table 19.	Port A-H High Drive Enable Sub-Registers
Table 20.	Port A-H Input Data Registers (PxIN)
Table 21.	Port A-H STOP Mode Recovery Source Enable
	Sub-Registers
Table 22.	Port A-H Output Data Register (PxOUT)
Table 23.	Interrupt Vectors in Order of Priority
Table 24.	Interrupt Request 0 Register (IRQ0)
Table 25.	Interrupt Request 1 Register (IRQ1)
Table 26.	Interrupt Request 2 Register (IRQ2)
Table 27.	IRQ0 Enable and Priority Encoding
Table 28.	IRQ0 Enable High Bit Register (IRQ0ENH) 51
Table 29.	IRQ0 Enable Low Bit Register (IRQ0ENL) $\dots 52$
Table 30.	IRQ1 Enable and Priority Encoding $\hdots52$
Table 31.	IRQ1 Enable Low Bit Register (IRQ1ENL) 53

ZiLOG

# Signal and Pin Descriptions

#### Overview

The Z8F640x family products are available in a variety of packages styles and pin configurations. This chapter describes the signals and available pin configurations for each of the package styles. For information regarding the physical package specifications, please refer to the chapter Packaging on page 206.

### **Available Packages**

Table 2 identifies the package styles that are available for each device within the Z8F640x family product line.

Part Number	40-pin PDIP	44-pin LQFP	44-pin PLCC	64-pin LQFP	68-pin PLCC	80-pin QFP
Z8F1601	Х	Х	Х			
Z8F1602				Х	Х	
Z8F2401	Х	Х	Х			
Z8F2402				Х	Х	
Z8F3201	Х	Х	Х			
Z8F3202				Х	Х	
Z8F4801	Х	Х	Х			
Z8F4802				Х	Х	
Z8F4803						Х
Z8F6401	Х	Х	Х			
Z8F6402				Х	Х	
Z8F6403						Х

#### Table 2. Z8F640x family Package Options





Figure 58. Z8Fxx01 in 44-Pin Low-Profile Quad Flat Package (LQFP)



## **Signal Descriptions**

Table 2 describes the Z8F640x family signals. Refer to the section **Pin Configurations on page 7** to determine the signals available for the specific package styles.

Signal Mnemonic	I/O	Description				
General-Purpose I/O	Ports A	н				
PA[7:0]	I/O	Port A[7:0]. These pins are used for general-purpose I/O.				
PB[7:0]	I/O	Port B[7:0]. These pins are used for general-purpose I/O.				
PC[7:0]	I/O	Port C[7:0]. These pins are used for general-purpose I/O.				
PD[7:0]	I/O	Port D[7:0]. These pins are used for general-purpose I/O.				
PE[7:0]	I/O	Port E[7:0]. These pins are used for general-purpose I/O.				
PF[7:0]	I/O	Port F[7:0]. These pins are used for general-purpose I/O.				
PG[7:0]	I/O	Port G[7:0]. These pins are used for general-purpose I/O.				
PH[3:0]	I/O	Port H[3:0]. These pins are used for general-purpose I/O.				
I <sup>2</sup> C Controller						
SCL	0	Serial Clock. This is the output clock for the $I^2C$ . This pin is multiplexed with a general-purpose I/O pin. When the general-purpose I/O pin is configured for alternate function to enable the SCL function, this pin is open-drain.				
SDA	I/O	Serial Data. This open-drain pin is used to transfer data between the $I^2C$ and a slave. This pin is multiplexed with a general-purpose I/O pin. When the genera purpose I/O pin is configured for alternate function to enable the SDA function this pin is open-drain.				
SPI Controller						
SS	I/O	Slave Select. This signal can be an output or an input. If the Z8 Encore! is the SPI master, this pin may be configured as the Slave Select output. If the Z8 Encore! is the SPI slave, this pin is the input slave select. It is multiplexed with a general-purpose I/O pin.				
SCK	I/O	SPI Serial Clock. The SPI master supplies this pin. If the Z8 Encore! is the SPI master, this pin is an output. If the Z8 Encore! is the SPI slave, this pin is an input. It is multiplexed with a general-purpose I/O pin.				
MOSI	I/O	Master Out Slave In. This signal is the data output from the SPI master device and the data input to the SPI slave device. It is multiplexed with a general-purpose I/O pin.				
MISO	I/O	Master In Slave Out. This pin is the data input to the SPI master device and the data output from the SPI slave device. It is multiplexed with a general-purpose I/O pin.				

Table 2. Signal Descriptions



Signal Mnemonic	I/O	Description
Reset		
RESET	Ι	RESET. Generates a Reset when asserted (driven Low).
Power Supply		
VDD	Ι	Power Supply.
AVDD	Ι	Analog Power Supply.
VSS	Ι	Ground.
AVSS	Ι	Analog Ground.

#### Table 2. Signal Descriptions (Continued)

#### **Pin Characteristics**

Table 3 provides detailed information on the characteristics for each pin available on the Z8F640x family products. Data in Table 3 is sorted alphabetically by the pin symbol mnemonic.

Table 3. Pin Characteristics of the Z8F640x family

Symbol Mnemonic	Direction	Reset Direction	Active Low or Active High	Tri-State Output	Internal Pull-up or Pull-down	Schmitt Trigger Input	Open Drain Output
AVSS	N/A	N/A	N/A	N/A	No	No	N/A
AVDD	N/A	N/A	N/A	N/A	No	No	N/A
DBG	I/O	Ι	N/A	Yes	No	Yes	Yes
VSS	N/A	N/A	N/A	N/A	No	No	N/A
PA[7:0]	I/O	Ι	N/A	Yes	No	Yes	Yes, Programmable
PB[7:0]	I/O	Ι	N/A	Yes	No	Yes	Yes, Programmable
PC[7:0]	I/O	Ι	N/A	Yes	No	Yes	Yes, Programmable
PD[7:0]	I/O	Ι	N/A	Yes	No	Yes	Yes, Programmable
PE7:0]	I/O	Ι	N/A	Yes	No	Yes	Yes, Programmable
x represents int	teger 0, 1, to	o indicate mul	tiple pins with s	ymbol mnen	nonics that dif	fer only by tl	ne integer

# Z i L O G

# **Register File Address Map**

Table 6 provides the address map for the Register File of the Z8F640x family of products. Not all devices and package styles in the Z8F640x family support Timer 3 and all of the GPIO Ports. Consider registers for unimplemented peripherals as Reserved.

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page #
<b>General Purpos</b>	e RAM			
000-EFF	General-Purpose Register File RAM	_	XX	
Timer 0				
F00	Timer 0 High Byte	TOH	00	66
F01	Timer 0 Low Byte	TOL	01	66
F02	Timer 0 Reload High Byte	TORH	FF	67
F03	Timer 0 Reload Low Byte	TORL	FF	67
F04	Timer 0 PWM High Byte	TOPWMH	00	69
F05	Timer 0 PWM Low Byte	TOPWML	00	69
F06	Reserved	_	XX	
F07	Timer 0 Control	TOCTL	00	70
Timer 1				
F08	Timer 1 High Byte	T1H	00	66
F09	Timer 1 Low Byte	T1L	01	66
F0A	Timer 1 Reload High Byte	T1RH	FF	67
F0B	Timer 1 Reload Low Byte	T1RL	FF	67
F0C	Timer 1 PWM High Byte	T1PWMH	00	69
F0D	Timer 1 PWM Low Byte	T1PWML	00	69
F0E	Reserved	_	XX	
F0F	Timer 1 Control	T1CTL	00	70
Timer 2				
F10	Timer 2 High Byte	T2H	00	66
F11	Timer 2 Low Byte	T2L	01	66
F12	Timer 2 Reload High Byte	T2RH	FF	67
F13	Timer 2 Reload Low Byte	T2RL	FF	67
F14	Timer 2 PWM High Byte	T2PWMH	00	69
F15	Timer 2 PWM Low Byte	T2PWML	00	69
F16	Reserved	_	XX	
F17	Timer 2 Control	T2CTL	00	70
XX-Undefined				

Table 6. Register File Address Map



threshold voltage,  $V_{VBO}$ ) and forces the device into the Reset state. While the supply voltage remains below the Power-On Reset voltage threshold ( $V_{POR}$ ), the VBO block holds the Z8F640x family device in the Reset state.

After the supply voltage again exceeds the Power-On Reset voltage threshold, the Z8F640x family device progresses through a full System Reset sequence, as described in the Power-On Reset section. Following Power-On Reset, the POR status bit in the Watch-Dog Timer Control (WDTCTL) register is set to 1. Figure 63 illustrates Voltage Brown-Out operation. Refer to the **Electrical Characteristics** chapter for the VBO and POR threshold voltages ( $V_{VBO}$  and  $V_{POR}$ ).

Stop mode disables the Voltage Brown-Out detector.



Figure 63. Voltage Brown-Out Reset Operation (not to scale)

#### Watch-Dog Timer Reset

If the device is in normal or Halt mode, the Watch-Dog Timer can initiate a System Reset at time-out if the WDT\_RES Option Bit is set to 1. This is the default (unprogrammed) setting of the WDT\_RES Option Bit. The WDT status bit in the WDT Control register is set to signify that the reset was initiated by the Watch-Dog Timer.



# Low-Power Modes

#### **Overview**

The Z8F640x family products contain power-saving features. The highest level of power reduction is provided by Stop mode. The next level of power reduction is provided by the Halt mode.

#### Stop Mode

Execution of the eZ8 CPU's STOP instruction places the Z8F640x family device into Stop mode. In Stop mode, the operating characteristics are:

- Primary crystal oscillator is stopped
- System clock is stopped
- eZ8 CPU is stopped
- Program counter (PC) stops incrementing
- Watch-Dog Timer's internal RC oscillator continues to operate
- If enabled, the Watch-Dog Timer continues to operate
- All other on-chip peripherals are idle

To minimize current in Stop mode, all GPIO pins that are configured as digital inputs must be driven to one of the supply rails ( $V_{CC}$  or GND). The Z8F640x family device can be brought out of Stop mode using Stop Mode Recovery. For more information on STOP Mode Recovery refer to the **Reset and Stop Mode Recovery** chapter.

#### **Halt Mode**

Execution of the eZ8 CPU's HALT instruction places the Z8F640x family device into Halt mode. In Halt mode, the operating characteristics are:

- Primary crystal oscillator is enabled and continues to operate
- System clock is enabled and continues to operate
- eZ8 CPU is idle
- Program counter (PC) stops incrementing



Middle byte, Bits[15:8], of the 24-bit WDT reload value.

BITS	7	6	5	4	3	2	1	0						
FIELD		WDTL												
RESET	1	1	1	1	1	1	1	1						
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*						
ADDR	FF3H													
R/W* - Re	R/W* - Read returns the current WDT count value. Write sets the desired Reload Value.													

Table 49. Watch-Dog Timer Reload Low Byte Register (WDTL)

WDTL-WDT Reload Low

Least significant byte (LSB), Bits[7:0], of the 24-bit WDT reload value.





Figure 75. SPI Configured as a Master in a Single Master, Multiple Slave System



Figure 76. SPI Configured as a Slave

#### Operation

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (serial clock, transmit, receive and Slave select). The SPI block consists of trans-



The Master and Slave are each capable of exchanging a byte of data during a sequence of eight clock cycles. In both Master and Slave SPI devices, data is shifted on one edge of the SCK and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI phase and polarity control.

#### **Slave Select**

The active Low Slave Select  $(\overline{SS})$  input signal is used to select a Slave SPI device.  $\overline{SS}$  must be Low prior to all data communication to and from the Slave device.  $\overline{SS}$  must stay Low for the full duration of each character transferred. The  $\overline{SS}$  signal may stay Low during the transfer of multiple characters or may deassert between each character.

When the SPI on the Z8F640x family device is configured as the only Master in an SPI system, the  $\overline{SS}$  pin can be set as either an input or an output. For communication between the Z8F640x family device SPI Master and external Slave devices, the  $\overline{SS}$  signal, as an output, can assert the  $\overline{SS}$  input pin on one of the Slave devices. Other GPIO output pins can also be employed to select external SPI Slave devices.

When the SPI on the Z8F640x family device is configured as one Master in a multi-master SPI system, the  $\overline{SS}$  pin on the should be set as an input. The  $\overline{SS}$  input signal on the Master must be High. If the  $\overline{SS}$  signal goes Low (indicating another Master is driving the SPI bus), a Mode Fault error flag is set in the SPI Status register.

#### **SPI Clock Phase and Polarity Control**

The SPI supports four combinations of serial clock phase and polarity using two bits in the SPI Control register. The clock polarity bit, CLKPOL, selects an active high or active low clock and has no effect on the transfer format. Table 59 lists the SPI Clock Phase and Polarity Operation parameters. The clock phase bit, PHASE, selects one of two fundamentally different transfer formats. For proper data transmission, the clock phase and polarity must be identical for the SPI Master and the SPI Slave. The Master always places data on the MOSI line a half-cycle before the clock edge (SCK signal), in order for the Slave to latch the data.

PHASE	CLKPOL	SCK Transmit Edge	SCK Receive Edge	SCK Idle State
0	0	Falling	Rising	Low
0	1	Rising	Falling	High
1	0	Rising	Falling	Low
1	1	Falling	Rising	High

Table 59.	SPI Cloc	k Phase (	PHASE)	and	Clock	Polarity	(CLKPOL	) ()	peration
Table 57.	DI I CIUC	K I mase (		anu	CIUCK	I ofai ity	(CDICI OD	, 0	peration



- 1. Disable the SPI by clearing the SPIEN bit in the SPI Control register to 0.
- 2. Load the desired 16-bit count value into the SPI Baud Rate High and Low Byte registers.
- 3. Enable the Baud Rate Generator timer function and associated interrupt by setting the BIRQ bit in the SPI Control register to 1.

#### SPI Control Register Definitions

#### SPI Data Register

The SPI Data register stores both the outgoing (transmit) data and the incoming (received) data. Reads from the SPI Data register always return the current contents of the 8-bit shift register.

With the SPI configured as a Master, writing a data byte to this register initiates the data transmission. With the SPI configured as a Slave, writing a data byte to this register loads the shift register in preparation for the next data transfer with the external Master. In either the Master or Slave modes, if a transmission is already in progress, writes to this register are ignored and the Overrun error flag, OVR, is set in the SPI Status register.

When the character length is less than 8 bits (as set by the NUMBITS field in the SPI Mode register), the transmit character must be left justified in the SPI Data register. A received character of less than 8 bits will be right justified. For example, if the SPI is configured for 4-bit characters, the transmit characters must be written to SPIDATA[7:4] and the received characters are read from SPIDATA[3:0].

BITS	7	6	5	4	3	2	1	0						
FIELD		DATA												
RESET	X X		X X X X				Х	Х						
R/W	R/W	R/W R/W R/W R/W				R/W	R/W	R/W						
ADDR				F6	0H									

 Table 60. SPI Data Register (SPIDATA)

DATA—Data Transmit and/or receive data.



- 1. Software writes the I<sup>2</sup>C Data register with a 7-bit slave address followed by a 1 (read).
- 2. Software asserts the START bit of the I<sup>2</sup>C Control register.
- 3. Software asserts the NAK bit of the I<sup>2</sup>C Control register so that after the first byte of data has been read by the I<sup>2</sup>C Controller, a Not Acknowledge is sent to the I<sup>2</sup>C slave.
- 4. The I<sup>2</sup>C Controller sends the START condition.
- 5. The I<sup>2</sup>C Controller sends the address and read bit by the SDA signal.
- 6. The I<sup>2</sup>C slave sends an Acknowledge by pulling the SDA signal Low during the next high period of SCL.
- 7. The  $I^2C$  Controller reads the first byte of data from the  $I^2C$  slave.
- 8. The I<sup>2</sup>C Controller asserts the Receive interrupt.
- 9. Software responds by reading the  $I^2C$  Data register.
- 10. The  $I^2C$  Controller sends a NAK to the  $I^2C$  slave.
- 11. A NAK interrupt is generated by the I<sup>2</sup>C Controller.
- 12. Software responds by setting the STOP bit of the  $I^2C$  Control register.
- 13. A STOP condition is sent to the  $I^2C$  slave.

#### Reading a Transaction with a 10-Bit Address

Figure 82 illustrates the receive format for a 10-bit addressed slave. The shaded regions indicate data transferred from the I<sup>2</sup>C Controller to slaves and unshaded regions indicate data transferred from the slaves to the I<sup>2</sup>C Controller.

S	Slave Address	W=0	А	Slave address	А	S	Slave Address	R=1	А	Data	А	Data	Ā	Р
	1st 7 bits			2nd Byte			1st 7 bits							

#### Figure 82. Receive Data Format for a 10-Bit Addressed Slave

The first seven bits transmitted in the first byte are 11110XX. The two bits XX are the two most-significant bits of the 10-bit address. The lowest bit of the first byte transferred is the write signal.

The data transfer format for a receive operation on a 10-bit addressed slave is as follows:

- 1. Software writes an address 11110B followed by the two address bits and a 0 (write).
- 2. Software asserts the START bit of the  $I^2C$  Control register.
- 3. The  $I^2C$  Controller sends the Start condition.



## I<sup>2</sup>C Baud Rate High and Low Byte Registers

The I<sup>2</sup>C Baud Rate High and Low Byte registers combine to form a 16-bit reload value, BRG[15:0], for the I<sup>2</sup>C Baud Rate Generator. The I<sup>2</sup>C baud rate is calculated using the following equation:

I2C Baud Rate (bits/s) =  $\frac{\text{System Clock Frequency (Hz)}}{4 \times \text{BRG}[15:0]}$ 

BITS	7	6	5	4	3	2	1	0		
FIELD	BRH									
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR	F53H									

#### Table 69. I<sup>2</sup>C Baud Rate High Byte Register (I2CBRH)

 $BRH = I^2C$  Baud Rate High Byte

Most significant byte, BRG[15:8], of the I<sup>2</sup>C Baud Rate Generator's reload value.

Table 70. I<sup>2</sup>C Baud Rate Low Byte Register (I2CBRL)

BITS	7	6	5	4	3	2	1	0		
FIELD	BRL									
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR	F54H									

 $BRL = I^2C$  Baud Rate Low Byte

Least significant byte, BRG[7:0], of the  $I^2C$  Baud Rate Generator's reload value.



- Set CONT to 1 to select continuous conversion.
- Write to VREF to enable or disable the internal voltage reference generator.
- Set CEN to 1 to start the conversions.
- 3. When the first conversion in continuous operation is complete (after 5129 system clock cycles, plus the 40 cycles for power-up, if necessary), the ADC control logic performs the following operations:
  - CEN resets to 0 to indicate the first conversion is complete. CEN remains 0 for all subsequent conversions in continuous operation.
  - An interrupt request is sent to the Interrupt Controller to indicate the *first* conversion is complete. An interrupt request is not sent for subsequent conversions in continuous operation.
- 4. Thereafter, the ADC writes a new 10-bit data result to {ADCD\_H[7:0], ADCD\_L[7:6]} every 256 system clock cycles.
- 5. To disable continuous conversion, clear the CONT bit in the ADC Control register to 0.

#### **DMA Control of the ADC**

The Direct Memory Access (DMA) Controller can control operation of the ADC including analog input selection and conversion enable. For more information on the DMA and configuring for ADC operations refer to the **Direct Memory Access Controller** chapter.

#### **ADC Control Register Definitions**

#### **ADC Control Register**

The ADC Control register selects the analog input channel and initiates the analog-to-digital conversion.

BITS	7	6	5	4	3	2	0					
FIELD	CEN	Reserved	VREF	CONT	ANAIN[3:0]							
RESET	0	0	0	0	0000							
R/W	R/W	R/W	R/W	R/W	R/W							
ADDR	F70H											

Table 80. ADC	<b>Control Register</b>	(ADCCTL)
---------------	-------------------------	----------

CEN—Conversion Enable

0 = Conversion is complete. Writing a 0 produces no effect. The ADC automatically clears



#### Flash Operation Timing Using the Flash Frequency Registers

Before performing either a program or erase operation on the Flash memory, the user must first configure the Flash Frequency High and Low Byte registers. The Flash Frequency registers allow programming and erasure of the Flash with system clock frequencies ranging from 32KHz (32768Hz) through 20MHz.

The Flash Frequency High and Low Byte registers combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit binary Flash Frequency value must contain the system clock frequency (in kHz). This value is calculated using the following equation:.

FFREQ[15:0] = System Clock Frequency (Hz) 1000

**Caution:** Flash programming and erasure are not supported for system clock frequencies below 32KHz (32768Hz) or above 20MHz. The Flash Frequency High and Low Byte registers must be loaded with the correct value to insure proper operation of the Z8F640x family device.

#### Flash Code Protection Against External Access

The user code contained within the Z8F640x family device's Flash memory can be protected against external access via the On-Chip Debugger. Programming the RP Option Bit prevents reading of the user code through the On-Chip Debugger. Refer to the **Option Bits** chapter and the **On-Chip Debugger** chapter for more information.

#### Flash Code Protection Against Accidental Program and Erasure

The Z8F640x family device provides several levels of protection against accidental program and erasure of the Flash memory contents. This protection is provided by a combination of the Option bits and the locking mechanism of the Flash Controller.



# **Option Bits**

#### **Overview**

Option Bits allow user configuration of certain aspects of Z8F640x family device operation. The feature configuration data is stored in the Program Memory and read during Reset. The features available for control via the Option Bits are:

- Watch-Dog Timer time-out response selection-interrupt or Short Reset.
- Watch-Dog Timer enabled at Reset.
- The ability to prevent unwanted read access to user code in Program Memory.
- The ability to prevent accidental programming and erasure of all or a portion of the user code in Program Memory.

#### Operation

#### **Option Bit Configuration By Reset**

Each time the Option Bits are programmed or erased, the Z8F640x family device must be Reset for the change to take place. During any reset operation (System Reset, Short Reset, or Stop Mode Recovery), the Option Bits are automatically read from the Program Memory and written to Option Configuration registers. The Option Configuration registers control operation of the Z8F640x family device. Option Bit control of the Z8F640x family device is established before the device exits Reset and the eZ8 CPU begins code execution. The Option Configuration registers are not part of the Register File and are not accessible for read or write access.

#### **Option Bit Address Space**

The first two bytes of Program Memory at addresses 0000H and 0001H are reserved for the user Option Bits. The byte at Program Memory address 0000H is used to configure user options. The byte at Program Memory address 0001H is reserved for future use and must be left in its unprogrammed state.



Agaomhly		Addres	Address Mode		Flags					Fotob	Inctu	
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	V	D	H	Cycles	Cycles
LDX dst, src	$dst \leftarrow src$	r	ER	84	-	-	-	-	-	-	3	2
		Ir	ER	85	•						3	3
		R	IRR	86	•						3	4
		IR	IRR	87	•						3	5
		r	X(rr)	88	•						3	4
		X(rr)	r	89	•						3	4
		ER	r	94	•						3	2
		ER	Ir	95	•						3	3
		IRR	R	96	•						3	4
		IRR	IR	97	•						3	5
		ER	ER	E8	•						4	2
		ER	IM	E9	•						4	2
LEA dst, X(src)	$dst \leftarrow src + X$	r	X(r)	98	-	-	-	-	-	-	3	3
		rr	X(rr)	99	•						3	5
MULT dst	dst[15:0] ← dst[15:8] * dst[7:0]	RR		F4	-	-	-	-	-	-	2	8
NOP	No operation			0F	-	-	-	-	-	-	1	2
OR dst, src	$dst \leftarrow dst \text{ OR } src$	r	r	42	-	*	*	0	-	-	2	3
		r	Ir	43							2	4
		R	R	44							3	3
		R	IR	45	-						3	4
		R	IM	46							3	3
		IR	IM	47	•						3	4
ORX dst, src	$dst \leftarrow dst \text{ OR } src$	ER	ER	48	-	*	*	0	-	-	4	3
		ER	IM	49							4	3
Flags Notation:	* = Value is a function o - = Unaffected X = Undefined	of the resul	lt of the o	operation.		0 = 1 =	Res Set	et to to 1	0			

Table 126. eZ8 CPU Instruction Summary (Continued)



Part	Flash KB (Bytes)	RAM KB (Bytes)	Max. Speed (MHz)	Temp ( <sup>0</sup> C)	Voltage (V)	Package	Part Number				
Z8 Encore! <sup>®</sup> with 48KB Flash, Extended Temperature											
Z8 Encore!®	48 (49,152)	4 (4096)	20	-40 to +105	3.0 - 3.6	PDIP-40	Z8F4801PM020EC				
Z8 Encore!®	48 (49,152)	4 (4096)	20	-40 to +105	3.0 - 3.6	LQFP-44	Z8F4801AN020EC				
Z8 Encore!®	48 (49,152)	4 (4096)	20	-40 to +105	3.0 - 3.6	PLCC-44	Z8F4801VN020EC				
Z8 Encore!®	48 (49,152)	4 (4096)	20	-40 to +105	3.0 - 3.6	LQFP-64	Z8F4802AR020EC				
Z8 Encore!®	48 (49,152)	4 (4096)	20	-40 to +105	3.0 - 3.6	PLCC-68	Z8F4802VS020EC				
Z8 Encore!®	48 (49,152)	4 (4096)	20	-40 to +105	3.0 - 3.6	QFP-80	Z8F4803FT020EC				
Z8 Encore!®	with 64KB	Flash, Exter	nded Temper	ature							
Z8 Encore!®	64 (65,536)	4 (4096)	20	-40 to +105	3.0 - 3.6	PDIP-40	Z8F6401PM020EC				
Z8 Encore!®	64 (65,536)	4 (4096)	20	-40 to +105	3.0 - 3.6	LQFP-44	Z8F6401AN020EC				
Z8 Encore!®	64 (65,536)	4 (4096)	20	-40 to +105	3.0 - 3.6	PLCC-44	Z8F6401VN020EC				
Z8 Encore!®	64 (65,536)	4 (4096)	20	-40 to +105	3.0 - 3.6	LQFP-64	Z8F6402AR020EC				
Z8 Encore!v	64 (65,536)	4 (4096)	20	-40 to +105	3.0 - 3.6	PLCC-68	Z8F6402VS020EC				
Z8 Encore!®	64 (65,536)	4 (4096)	20	-40 to +105	3.0 - 3.6	QFP-80	Z8F6403FT020EC				
Z8 Encore! ®Development Tools											
Z8 Encore!®	Z8ENCORE000ZCO										

Table 128. Ordering Information (Continued)

Contact ZILOG's worldwide customer support center for more information on ordering the Z8 Encore!<sup>®</sup>. The customer support center is open from 7 a.m. to 7 p.m. Pacific Time.

The customer support toll-free number for ZiLOG is 1-877-ZiLOGCS (1-877-945-6427). For Z8 Encore!® the customer support toll-free number is 1-866-498-3636. The FAX number for the customer support center is 1-603-316-0345. Customers can also gain access to customer support using the ZiLOG website. Z8 Encore!® has its own web page at www.zilog.com/z8encore.

For customer service, navigate your browser to:

<u>http://register.zilog.com/login.asp?login = servicelogin</u>

For technical support, navigate your browser to:

http://register.zilog.com/login.asp?login = supportlogin



gated mode 64, 71 one-shot mode 58, 70 operating mode 58 PWM mode 61, 70 reading the timer count values 66 reload high and low byte registers 67 timer control register definitions 66 timer output signal operation 66 timers 0-3 control registers 70 high and low byte registers 66, 69 TM. TMX 188 tools, hardware and software 214 transmit IrDA data 96 transmit interrupt 112 transmitting UART data-polled method 80 transmitting UART data-interrupt-driven method 81 **TRAP 190** 

# U

UART 4 architecture 78 asynchronous data format without/with parity 80 baud rate generator 85 baud rates table 93 control register definitions 86 controller signals 14 data format 79 interrupts 85 multiprocessor mode 84 receiving data using DMA controller 83 receiving data using interrupt-driven method 82 receiving data using the polled method 82 transmitting data using the interrupt-driven method 81 transmitting data using the polled method 80 x baud rate high and low registers 91 x control 0 and control 1 registers 89 x status 0 and status 1 registers 87 **UxBRH** register 91

UxBRL register 92 UxCTL0 register 89 UxCTL1 register 90 UxRXD register 87 UxSTAT0 register 87 UxSTAT1 register 89 UxTXD register 86

## V

vector 184 voltage brown-out reset (VBR) 27

## W

watch-dog timer approximate time-out delays 72, 73 CNTL 28 control register 75 electrical characteristics and timing 174 interrupt in normal operation 73 interrupt in stop mode 73 operation 72 refresh 73, 189 reload unlock sequence 74 reload upper, high and low registers 76 reset 28 reset in normal operation 74 reset in stop mode 74 time-out response 73 WDTCTL register 75 WDTH register 76 WDTL register 77 working register 184 working register pair 184 WTDU register 76

## X

X 184 XOR 190 XORX 190