



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	46
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f4802ar020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 32.	IRQ2 Enable and Priority Encoding
Table 33.	IRQ1 Enable High Bit Register (IRQ1ENH) 53
Table 34.	IRQ2 Enable Low Bit Register (IRQ2ENL) 54
Table 35.	IRQ2 Enable High Bit Register (IRQ2ENH) 54
Table 36.	Interrupt Edge Select Register (IRQES)
Table 37.	Interrupt Port Select Register (IRQPS) 55
Table 38.	Interrupt Control Register (IRQCTL)
Table 39.	Timer 0-3 High Byte Register (TxH)
Table 40.	Timer 0-3 Low Byte Register (TxL)
Table 41.	Timer 0-3 Reload High Byte Register (TxRH)
Table 42.	Timer 0-3 Reload Low Byte Register (TxRL)
Table 43.	Timer 0-3 PWM High Byte Register (TxPWMH) 69
Table 44.	Timer 0-3 PWM Low Byte Register (TxPWML) 69
Table 45.	Timer 0-3 Control Register (TxCTL)
Table 46.	Watch-Dog Timer Approximate Time-Out Delays 73
Table 47.	Watch-Dog Timer Control Register (WDTCTL)75
Table 48.	Watch-Dog Timer Reload Upper Byte Register (WDTU) 76
Table 49.	Watch-Dog Timer Reload High Byte Register (WDTH) . 76
Table 50.	Watch-Dog Timer Reload Low Byte Register (WDTL)77
Table 51.	UARTx Transmit Data Register (UxTXD)
Table 52.	UARTx Receive Data Register (UxRXD)
Table 53.	UARTx Status 0 Register (UxSTAT0)
Table 54.	UARTx Control 0 Register (UxCTL0)
Table 55.	UARTx Status 1 Register (UxSTAT1)
Table 56.	UARTx Control 1 Register (UxCTL1)
Table 57.	UARTx Baud Rate High Byte Register (UxBRH)91
Table 58.	UARTx Baud Rate Low Byte Register (UxBRL) 92
Table 59.	UART Baud Rates
Table 60.	SPI Clock Phase (PHASE) and Clock Polarity
	(CLKPOL) Operation
Table 61.	SPI Data Register (SPIDATA) 106
Table 62.	SPI Control Register (SPICTL) 107
Table 63.	SPI Status Register (SPISTAT) 108
Table 64.	SPI Mode Register (SPIMODE) 109
Table 65.	SPI Baud Rate High Byte Register (SPIBRH) 110
Table 66.	SPI Baud Rate Low Byte Register (SPIBRL) 110



Introduction

The Z8 Encore![®] MCU family of products are the first in a line of ZiLOG microcontroller products based upon the new 8-bit eZ8 CPU. The Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x products are referred to collectively as either Z8 Encore![®] or the Z8F640x family. The Z8F640x family of products introduce Flash memory to ZiLOG's extensive line of 8-bit microcontrollers. The Flash in-circuit programming capability allows for faster development time and program changes in the field. The new eZ8 CPU is upward compatible with existing Z8 instructions. The rich peripheral set of the Z8F640x family makes it suitable for a variety of applications including motor control, security systems, home appliances, personal electronic devices, and sensors.

Features

- eZ8 CPU, 20 MHz operation
- 12-channel, 10-bit analog-to-digital converter (ADC)
- 3-channel DMA
- Up to 64KB Flash memory with in-circuit programming capability
- Up to 4KB register RAM
- Serial communication protocols
 - Serial Peripheral Interface
 - I²C
- Two full-duplex 9-bit UARTs
- 24 interrupts with programmable priority
- Three or four 16-bit timers with capture, compare, and PWM capability
- Single-pin On-Chip Debugger
- Two Infrared Data Association (IrDA)-compliant infrared encoder/decoders integrated with the UARTs
- Watch-Dog Timer (WDT) with internal RC oscillator
- Up to 60 I/O pins
- Voltage Brown-out Protection (VBO)






Figure 60. Z8Fxx02 in 68-Pin Plastic Leaded Chip Carrier (PLCC)



Port Register Mnemonic	Port Register Name
PxADDR	Port A-H Address Register (Selects sub-registers)
PxCTL	Port A-H Control Register (Provides access to sub-registers)
PxIN	Port A-H Input Data Register
PxOUT	Port A-H Output Data Register
Port Sub-Register Mnemonic	Port Register Name
PxDD	Data Direction
PxAF	Alternate Function
PxOC	Output Control (Open-Drain)
PxHDE	High Drive Enable
PxSMRE	STOP Mode Recovery Source Enable

Table 12. GPIO Port Registers and Sub-Registers

Port A-H Address Registers

The Port A-H Address registers select the GPIO Port functionality accessible through the Port A-H Control registers. The Port A-H Address and Control registers combine to provide access to all GPIO Port control (Table 13).

Table 13. Port A-H GPIO Address Registers (PxADDR)

BITS	7	6	5	4	3	2	1	0			
FIELD	PADDR[7:0]										
RESET		00H									
R/W		R/W									
ADDR		FĽ	00H, FD4H, I	FD8H, FDCH	, FE0H, FE4I	H, FE8H, FE0	СН				



I²CI—I²C Interrupt Request

0 = No interrupt request is pending for the I²C.

1 = An interrupt request from the I²C is awaiting service.

SPII-SPI Interrupt Request

- 0 = No interrupt request is pending for the SPI.
- 1 = An interrupt request from the SPI is awaiting service.

ADCI-ADC Interrupt Request

0 = No interrupt request is pending for the Analog-to-Digital Converter.

1 = An interrupt request from the Analog-to-Digital Converter is awaiting service.

Interrupt Request 1 Register

The Interrupt Request 1 (IRQ1) register (Table 24) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1 register to determine if any interrupt requests are pending.

lable 24. li	nterrupt Req	uest 1 Regis	ter (IRQ1)				
BITS	7	6	5	4	3	2	
FIELD	PAD7I	PAD6I	PAD5I	PAD4I	PAD3I	PAD2I	
RESET	0	0	0	0	0	0	

Тź

R/W

R/W

R/W

ADDR

PADxI—Port A or Port D Pin x Interrupt Request

R/W

0 = No interrupt request is pending for GPIO Port A or Port D pin x.

R/W

1 = An interrupt request from GPIO Port A or Port D pin x is awaiting service.

FC3H

where x indicates the specific GPIO Port pin number (0 through 7). For each pin, only 1 of either Port A or Port D can be enabled for interrupts at any one time. Port selection (A or D) is determined by the values in the Interrupt Port Select Register.

R/W

R/W

1

PAD1I

0

R/W

0

PAD01

0

R/W



- 6. Write to the UART Control 0 register to:
 - Set the receive enable bit (REN) to enable the UART for data reception
 - Enable parity, if desired, and select either even or odd parity.

The UART and DMA are now configured for data reception and automatic data transfer to the Register File. When a valid data byte is received by the UART the following occurs:

- 7. The UART notifies the DMA Controller that a data byte is available in the UART Receive Data register.
- 8. The DMA Controller requests control of the system bus from the eZ8 CPU.
- 9. The eZ8 CPU acknowledges the bus request.
- 10. The DMA Controller transfers the data from the UART Receive Data register to another location in RAM and then return bus control back to the eZ8 CPU.

The UART and DMA can continue to transfer incoming data bytes without eZ8 CPU intervention. When a UART error is detected, the UART Receiver interrupt is generated. The associated interrupt service routine (ISR) should perform the following:

11. Check the UART Status 0 register to determine the source of the UART error or break condition and then respond appropriately.

Multiprocessor (9-bit) mode

The UART has a Multiprocessor mode that uses an extra (9th) bit for selective communication when a number of processors share a common UART bus. In Multiprocessor (9-bit) mode (also referred to as 9-Bit mode), the multiprocessor bit (MP) is transmitted immediately following the 8-bits of data and immediately preceding the STOP bit(s) as illustrated in Figure 70. The character format is:




Figure 70. UART Asynchronous Multiprocessor (9-bit) Mode Data Format

In Multiprocessor (9-bit) mode, parity is not an option as the Parity bit location (9th bit) becomes the Multiprocessor control bit. The UART Control 1 and Status 1 registers provide multiprocessor (9-bit) mode control and status information.



SPI Control Register

The SPI Control register configures the SPI for transmit and receive operations.

BITS	7	6	5	4	3	2	1	0	
FIELD	IRQE	STR	BIRQ	PHASE	CLKPOL	WOR	MMEN	SPIEN	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADDR		F61H							

Table 61. SPI Control Register (SPICTL)

IRQE—Interrupt Request Enable

0 = SPI interrupts are disabled. No interrupt requests are sent to the Interrupt Controller.

1 = SPI interrupts are enabled. Interrupt requests are sent to the Interrupt Controller.

STR—Start an SPI Interrupt Request

0 = No effect.

1 = Setting this bit to 1 also sets the IRQ bit in the SPI Status register to 1. Setting this bit forces the SPI to send an interrupt request to the Interrupt Control. This bit can be used by software for a function similar to transmit buffer empty in a UART.

BIRQ—BRG Timer Interrupt Request

If the SPI is enabled, this bit has no effect. If the SPI is disabled:

0 = The Baud Rate Generator timer function is disabled.

1 = The Baud Rate Generator timer function and time-out interrupt are enabled.

PHASE—Phase Select

Sets the phase relationship of the data to the clock. Refer to the **SPI Clock Phase and Polarity Control** section for more information on operation of the PHASE bit.

CLKPOL—Clock Polarity

0 = SCK idles Low (0).

1 = SCK idle High (1).

WOR—Wire-OR (Open-Drain) Mode Enabled

0 = SPI signal pins not configured for open-drain.

1 = All four SPI signal pins (SCK, \overline{SS} , MISO, MOSI) configured for open-drain function. This setting is typically used for multi-master and/or multi-slave configurations.

MMEN-SPI Master Mode Enable

0 = SPI configured in Slave mode.

1 = SPI configured in Master mode.



START-Send Start Condition

This bit sends the Start condition. Once asserted, it is cleared by the I²C Controller after it sends the START condition or by deasserting the IEN bit. After this bit is set, the Start condition is sent if there is data in the I²C Data or I²C Shift register. If there is no data in one of these registers, the I²C Controller waits until data is loaded. If this bit is set while the I²C Controller is shifting out data, it generates a START condition after the byte shifts and the acknowledge phase completed. If the STOP bit is also set, it also waits until the STOP condition is sent before the START condition. If this bit is 1, it cannot be cleared to 0 by writing to the register. This bit clears when the I²C is disabled.

STOP-Send Stop Condition

This bit causes the I^2C Controller to issue a Stop condition after the byte in the I^2C Shift register has completed transmission or after a byte has been received in a receive operation. Once set, this bit is reset by the I^2C Controller after a Stop condition has been sent or by deasserting the IEN bit. If this bit is 1, it cannot be cleared to 0 by writing to the register. This bit clears when the I^2C is disabled.

BIRQ-Baud Rate Generator Interrupt Request

This bit causes an interrupt to occur every time the baud rate generator counts down to zero. This bit allows the I^2C Controller to be used as an additional counter when it is not being used elsewhere. This bit must only be set when the I^2C Controller is disabled.

TXI-Enable TDRE interrupts

This bit enables interrupts when the I²C Data register is empty on the I²C Controller.

NAK—Send NAK

This bit sends a Not Acknowledge condition after the next byte of data has been read from the I^2C slave. Once asserted, it is deasserted after a Not Acknowledge is sent or the IEN bit is deasserted.

FLUSH-Flush Data

Setting this bit to 1 clears the I²C Data register and sets the TDRE bit to 1. This bit allows flushing of the I²C Data register when an NAK is received after the data has been sent to the I²C Data register. Reading this bit always returns 0.

FILTEN—I²C Signal Filter Enable

Setting this bit to 1 enables low-pass digital filters on the SDA and SCL input signals. These filters reject any input pulse with periods less than a full system clock cycle. The filters introduce a 3-system clock cycle latency on the inputs.



Table 76 provides an example of the Register File addresses if the DMA_ADC Address register contains the value 72H.

ADC Analog Input	Register File Address (Hex) ¹
0	720H-721H
1	722H-723H
2	724H-725H
3	726H-727H
4	728H-729H
5	72AH-72BH
6	72CH-72DH
7	72EH-72FH
8	730H-731H
9	732H-733H
10	734H-735H
11	736H-737H
1	

Table 76. DMA_ADC Register File Address Example

¹ DMAA_ADDR set to 72H.

Table 77. DMA_ADC Address Register (DMAA_ADDR)

BITS	7	6	5	4	3	2	1	0		
FIELD	D DMAA_ADDR									
RESET	Х	Х	Х	Х	Х	Х	Х	Х		
R/W	R/W	R/W R/W R/W R/W R/W R/W								
ADDR				FB	DH					

DMAA_ADDR—DMA_ADC Address

These bits specify the seven most-significant bits of the 12-bit Register File addresses used for storing the ADC output data. The ADC Analog Input Number defines the five least-significant bits of the Register File address. Full 12-bit address is {DMAA_ADDR[7:1], 4-bit ADC Analog Input Number, 0}.

Reserved This bit is reserved and must be 0.



ADC Data High Byte Register

The ADC Data High Byte register contains the upper eight bits of the 10-bit ADC output. During a conversion, this value is invalid. Access to the ADC Data High Byte register is read-only. The full 10-bit ADC result is given by {ADCD_H[7:0], ADCD_L[7:6]}.

BITS	7	6	5	4	3	2	1	0				
FIELD		ADCD_H										
RESET		Х										
R/W		R										
ADDR				F7	2H							

Table 81. ADC Data High Byte Register (ADCD_H)

ADCD_H—ADC Data High Byte

This byte contains the upper eight bits of the 10-bit ADC output. These bits are not valid during a conversion. These bits are undefined after a Reset.

ADC Data Low Bits Register

The ADC Data Low Bits register contains the lower two bits of the conversion value. During a conversion this value is invalid. Access to the ADC Data Low Bits register is readonly. The full 10-bit ADC result is given by {ADCD_H[7:0], ADCD_L[7:6]}.

BITS	7	6	5	4	3	2	1	0
FIELD	ADC	CD_L	Reserved					
RESET	2	X			Σ	X		
R/W	I	ર	R					
ADDR				F7	3Н			


Table 82. ADC Data Low Bits Register (ADCD_L)

ADCD_L—ADC Data Low Bits

These are the least significant two bits of the 10-bit ADC output. During a conversion, this value is invalid. These bits are undefined after a Reset.

Reserved

These bits are reserved and are always undefined.



Option Bits

Overview

Option Bits allow user configuration of certain aspects of Z8F640x family device operation. The feature configuration data is stored in the Program Memory and read during Reset. The features available for control via the Option Bits are:

- Watch-Dog Timer time-out response selection-interrupt or Short Reset.
- Watch-Dog Timer enabled at Reset.
- The ability to prevent unwanted read access to user code in Program Memory.
- The ability to prevent accidental programming and erasure of all or a portion of the user code in Program Memory.

Operation

Option Bit Configuration By Reset

Each time the Option Bits are programmed or erased, the Z8F640x family device must be Reset for the change to take place. During any reset operation (System Reset, Short Reset, or Stop Mode Recovery), the Option Bits are automatically read from the Program Memory and written to Option Configuration registers. The Option Configuration registers control operation of the Z8F640x family device. Option Bit control of the Z8F640x family device is established before the device exits Reset and the eZ8 CPU begins code execution. The Option Configuration registers are not part of the Register File and are not accessible for read or write access.

Option Bit Address Space

The first two bytes of Program Memory at addresses 0000H and 0001H are reserved for the user Option Bits. The byte at Program Memory address 0000H is used to configure user options. The byte at Program Memory address 0001H is reserved for future use and must be left in its unprogrammed state.



157

Debug Command	Command Byte	Enabled when NOT in Debug mode?	Disabled by Read Protect Option Bit
Write Program Memory	0AH	-	Disabled
Read Program Memory	0BH	-	Disabled
Write Data Memory	0CH	-	Yes
Read Data Memory	0DH	-	-
Read Program Memory CRC	0EH	-	-
Reserved	0FH	-	-
Step Instruction	10H	-	Disabled
Stuff Instruction	11H	-	Disabled
Execute Instruction	12H	-	Disabled
Reserved	13H - 1FH	-	-
Write Watchpoint	20H	-	Disabled
Read Watchpoint	21H	-	-
Reserved	22H - FFH	-	-

Table 93. On-Chip Debugger Commands

In the following bulleted list of OCD Commands, data and commands sent from the host to the On-Chip Debugger are identified by 'DBG <-- Command/Data'. Data sent from the On-Chip Debugger back to the host is identified by 'DBG --> Data'

 Read OCD Revision (00H)—The Read OCD Revision command is used to determine the version of the On-Chip Debugger. If OCD commands are added, removed, or changed, this revision number changes.

```
DEG <-- 00H
DEG --> OCDREV[15:8] (Major revision number)
DEG --> OCDREV[7:0] (Minor revision number)
```

• **Read OCD Status Register (02H)**—The Read OCD Status Register command is used to read the OCDSTAT register.

```
DBG <-- 02H
DBG --> OCDSTAT[7:0]
```

• **Read Runtime Counter (03H)**—The Runtime Counter is used to count Z8 Encore! system clock cycles in between Breakpoints. The 16-bit Runtime Counter counts up from 0000H and stops at the maximum count of FFFFH. The Runtime Counter is overwritten during the Write Memory, Read Memory, Write Register, Read Register, Read Memory CRC, Step Instruction, Stuff Instruction, and Execute Instruction commands.



DC Characteristics

Table 101 lists the DC characteristics of the Z8F640x family devices. All voltages are referenced to V_{SS} , the primary system ground.

	$T_{\rm A} = -40^{0} {\rm C} \text{ to } 105^{0} {\rm C}$						
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions	
V _{DD}	Supply Voltage	3.0	-	3.6	V		
V _{IL1}	Low Level Input Voltage	-0.3	_	0.3*V _{DD}	V	For all input pins except RESET, DBG, and XIN.	
V _{IL2}	Low Level Input Voltage	-0.3	_	0.2*V _{DD}	V	For RESET, DBG, and XIN.	
V_{IH1}	High Level Input Voltage	0.7*V _{DD}	_	5.5	V	Port A, C, D, E, F, and G pins.	
V _{IH2}	High Level Input Voltage	0.7*V _{DD}	-	V _{DD} +0.3	V	Port B and H pins.	
V _{IH3}	High Level Input Voltage	0.8*V _{DD}	-	V _{DD} +0.3	V	RESET, DBG, and XIN pins.	
V _{OL1}	Low Level Output Voltage	-	-	0.4	V	V _{DD} = 3.0V; I _{OL} = 2mA High Output Drive disabled.	
V _{OH1}	High Level Output Voltage	2.4	-	_	V	$V_{DD} = 3.0V$; $I_{OH} = -2mA$ High Output Drive disabled.	
V _{OL2}	Low Level Output Voltage	-	_	0.6	V	$V_{DD} = 3.3V; I_{OL} = 20mA$ High Output Drive enabled. $T_A = -40^0$ C to $+70^0$ C	
V _{OL3}	Low Level Output Voltage	-	-	0.6	V	$V_{DD} = 3.3V; I_{OL} = 15mA$ High Output Drive enabled. $T_A = 70^0C \text{ to } +105^0C$	
V _{OH2}	High Level Output Voltage	2.4	-	-	V	$V_{DD} = 3.3V; I_{OH} = -20mA$ High Output Drive enabled. $T_A = -40^0 C$ to $+70^0 C$	
V _{OH3}	High Level Output Voltage	2.4	-	-	V	$V_{DD} = 3.3V; I_{OH} = -15mA$ High Output Drive enabled. $T_A = 70^0C$ to $+105^0C$	
I _{IL}	Input Leakage Current	-5	_	+5	μA	$V_{DD} = 3.6V;$ $V_{IN} = VDD \text{ or } VSS^1$	
I _{TL}	Tri-State Leakage Current	-5	-	+5	μΑ	V _{DD} = 3.6V	
C _{PAD}	GPIO Port Pad Capacitance	-	8.0 ²	-	pF		
C _{XIN}	XIN Pad Capacitance	-	8.0 ²	-	pF		
C _{XOUT}	XOUT Pad Capacitance	-	9.5 ²	-	pF		

Table 101. DC Characteristics



Operands	Instruction
dst	Bit Swap
dst	Rotate Left
dst	Rotate Left through Carry
dst	Rotate Right
dst	Rotate Right through Carry
dst	Shift Right Arithmetic
dst	Shift Right Logical
dst	Swap Nibbles
	dst dst dst dst dst dst dst dst dst

Table 125. Rotate and Shift Instructions

eZ8 CPU Instruction Summary

Table 126 summarizes the eZ8 CPU instructions. The table identifies the addressing modes employed by the instruction, the effect upon the Flags register, the number of CPU clock cycles required for the instruction fetch, and the number of CPU clock cycles required for the instruction.

Assembly Mnemonic	Symbolic Operation	Address Mode		Opcode(s)			Fl	Fetch	Instr.			
		dst	src	(Hex)	С	Z	S	V	D	Н	Cycles	
ADC dst, src	$dst \leftarrow dst + src + C$	r	r	12	*	*	*	*	0	*	2	3
		r	Ir	13	-						2	4
		R	R	14	-						3	3
		R	IR	15	-						3	4
		R	IM	16	-						3	3
		IR	IM	17	-						3	4
ADCX dst, src	$dst \leftarrow dst + src + C$	ER	ER	18	*	*	*	*	0	*	4	3
		ER	IM	19	-						4	3
Flags Notation:	* = Value is a function of - = Unaffected X = Undefined	of the resu	lt of the	operation.				set to to 1	0			

Table 126. eZ8 CPU Instruction Summary



192

Assembly Mnemonic	Symbolic Operation	Addres	Address Mode Opcod				Fl		Fetch	Instr.		
		dst	src	(Hex)	С	Z	S	V	D	Н	Cycles C	
ADD dst, src	$dst \leftarrow dst + src$	r	r	02	*	*	*	*	0	*	2	3
		r	Ir	03	-						2	4
		R	R	04	-						3	3
		R	IR	05	-						3	4
		R	IM	06	-						3	3
		IR	IM	07	-						3	4
ADDX dst, src	$dst \leftarrow dst + src$	ER	ER	08	*	*	*	*	0	*	4	3
		ER	IM	09	-						4	3
AND dst, src	$dst \leftarrow dst \text{ AND } src$	r	r	52	-	*	*	0	-	-	2	3
		r	Ir	53	-						2	4
		R	R	54	-						3	3
		R	IR	55	-						3	4
		R	IM	56	-						3	3
		IR	IM	57	-						3	4
ANDX dst, src	$dst \leftarrow dst \ AND \ src$	ER	ER	58	-	*	*	0	-	-	4	3
		ER	IM	59	-						4	3
BCLR bit, dst	$dst[bit] \leftarrow 0$	r		E2	-	*	*	0	-	-	2	2
BIT p, bit, dst	$dst[bit] \leftarrow p$	r		E2	-	*	*	0	-	-	2	2
BRK	Debugger Break			00	-	-	-	-	-	-	1	1
BSET bit, dst	$dst[bit] \leftarrow 1$	r		E2	-	*	*	0	-	-	2	2
BSWAP dst	$dst[7:0] \leftarrow dst[0:7]$	R		D5	Х	*	*	0	-	-	2	2
BTJ p, bit, src, dst	if src[bit] = p		r	F6	-	-	-	-	-	-	3	3
	$PC \leftarrow PC + X$		Ir	F7	-						3	4
BTJNZ bit, src, dst	t if src[bit] = 1 PC \leftarrow PC + X		r	F6	-	-	-	-	-	-	3	3
			Ir	F7	-						3	4
Flags Notation:	 * = Value is a function of the result of the operation. - = Unaffected X = Undefined 						Res Set					

Table 126. eZ8 CPU Instruction Summary (Continued)



194

Assembly Mnemonic	Symbolic Operation	Addres	Address Mode Opcode				Fl		Fotob	Instr.		
		dst	src	(Hex)	С	Z	S	V	D	Н	Cycles	
DA dst	$dst \leftarrow DA(dst)$	R		40	*	*	*	Х	-	-	2	2
		IR		41	-						2	3
DEC dst	$dst \leftarrow dst - 1$	R		30	-	*	*	*	-	-	2	2
		IR		31	-						2	3
DECW dst	$dst \leftarrow dst - 1$	RR		80	-	*	*	*	-	-	2	5
		IRR		81	-						2	6
DI	$IRQCTL[7] \leftarrow 0$			8F	-	-	-	-	-	-	1	2
DJNZ dst, RA	$dst \leftarrow dst - 1$ if $dst \neq 0$ PC \leftarrow PC + X	r		0A-FA	-	-	-	-	-	-	2	3
EI	$IRQCTL[7] \leftarrow 1$			9F	-	-	-	-	-	-	1	2
HALT	Halt Mode			7F	-	-	-	-	-	-	1	2
INC dst	$dst \leftarrow dst + 1$	R		20	-	*	*	*	-	-	2	2
		IR		21	-						2	3
		r		0E-FE	-						1	2
INCW dst	$dst \leftarrow dst + 1$	RR		A0	-	*	*	*	-	-	2	5
		IRR		A1	-						2	6
IRET	$FLAGS \leftarrow @SP$ $SP \leftarrow SP + 1$ $PC \leftarrow @SP$ $SP \leftarrow SP + 2$ $IRQCTL[7] \leftarrow 1$			BF	*	*	*	*	*	*	1	5
JP dst	$PC \leftarrow dst$	DA		8D	-	-	-	-	-	-	3	2
		IRR		C4	-						2	3
JP cc, dst	if cc is true PC ← dst	DA		0D-FD	-	-	-	-	-	-	3	2
JR dst	$\text{PC} \leftarrow \text{PC} + \text{X}$	DA		8B	-	-	-	-	-	-	2	2
JR cc, dst	if cc is true PC \leftarrow PC + X	DA		0B-FB	-	-	-	-	-	-	2	2
Flags Notation:	* = Value is a function - = Unaffected X = Undefined	of the resul	t of the	operation.			Res Set	to 1	0			

Table 126. eZ8 CPU Instruction Summary (Continued)



Opcode Maps

Figures 101 and 102 provide information on each of the eZ8 CPU instructions. A description of the opcode map data and the abbreviations are provided in Figure 100 and Table 127.




Figure 100. Opcode Map Cell Description



Packaging

Figure 103 illustrates the 40-pin PDIP (plastic dual-inline package) available for the Z8F1601, Z8F2401, Z8F3201, Z8F4801, and Z8F6401 devices.




Figure 103. 40-Lead Plastic Dual-Inline Package (PDIP)






Figure 108 illustrates the 80-pin QFP (quad flat package) available for the Z8F4803 and Z8F6403 devices.

Figure 108. 80-Lead Quad-Flat Package (QFP)



gated mode 64, 71 one-shot mode 58, 70 operating mode 58 PWM mode 61, 70 reading the timer count values 66 reload high and low byte registers 67 timer control register definitions 66 timer output signal operation 66 timers 0-3 control registers 70 high and low byte registers 66, 69 TM. TMX 188 tools, hardware and software 214 transmit IrDA data 96 transmit interrupt 112 transmitting UART data-polled method 80 transmitting UART data-interrupt-driven method 81 **TRAP 190**

U

UART 4 architecture 78 asynchronous data format without/with parity 80 baud rate generator 85 baud rates table 93 control register definitions 86 controller signals 14 data format 79 interrupts 85 multiprocessor mode 84 receiving data using DMA controller 83 receiving data using interrupt-driven method 82 receiving data using the polled method 82 transmitting data using the interrupt-driven method 81 transmitting data using the polled method 80 x baud rate high and low registers 91 x control 0 and control 1 registers 89 x status 0 and status 1 registers 87 **UxBRH** register 91

UxBRL register 92 UxCTL0 register 89 UxCTL1 register 90 UxRXD register 87 UxSTAT0 register 87 UxSTAT1 register 89 UxTXD register 86

V

vector 184 voltage brown-out reset (VBR) 27

W

watch-dog timer approximate time-out delays 72, 73 CNTL 28 control register 75 electrical characteristics and timing 174 interrupt in normal operation 73 interrupt in stop mode 73 operation 72 refresh 73, 189 reload unlock sequence 74 reload upper, high and low registers 76 reset 28 reset in normal operation 74 reset in stop mode 74 time-out response 73 WDTCTL register 75 WDTH register 76 WDTL register 77 working register 184 working register pair 184 WTDU register 76

X

X 184 XOR 190 XORX 190