



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f6401an020sc00tr

### Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x Z8 Encore!®



νi

Transmitting IrDA Data	
Receiving IrDA Data	
Jitter	
Infrared Encoder/Decoder Control Register Definitions	
Serial Peripheral Interface	
Overview9	
Architecture9	
Operation	
SPI Signals	
SPI Clock Phase and Polarity Control	
Multi-Master Operation	
Error Detection	
SPI Interrupts	
SPI Baud Rate Generator	
SPI Control Register Definitions	
SPI Data Register	
SPI Control Register	
SPI Status Register	
SPI Mode Register	
SPI Baud Rate High and Low Byte Registers	(
I2C Controller11	1
Overview	1
Operation	1
SDA and SCL Signals	
I <sup>2</sup> C Interrupts	
Start and Stop Conditions	2
Writing a Transaction with a 7-Bit Address	
Writing a Transaction with a 10-Bit Address	
Reading a Transaction with a 7-Bit Address	
Reading a Transaction with a 10-Bit Address	
I2C Control Register Definitions	
I2C Data Register	
I2C Status Register	
I2C Control Register	
I2C Baud Rate High and Low Byte Registers	
Direct Memory Access Controller	22
Overview	22
Operation	
DMA0 and DMA1 Operation	
Configuring DMA0 and DMA1 for Data Transfer	23

PS017610-0404 Table of Contents

# Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x Z8 Encore!<sup>®</sup>



viii

Option Bits	
Overview	
Operation	
Option Bit Configuration By Reset	
Option Bit Address Space	
Program Memory Address 0000H	
Program Memory Address 0001H	. 150
On-Chip Debugger	. 151
Overview	. 151
Architecture	
Operation	. 152
OCD Interface	. 152
Debug Mode	. 153
OCD Data Format	. 154
OCD Auto-Baud Detector/Generator	. 154
OCD Serial Errors	. 155
Breakpoints	. 155
Watchpoints	. 155
Runtime Counter	. 156
On-Chip Debugger Commands	. 156
On-Chip Debugger Control Register Definitions	. 161
OCD Control Register	. 161
OCD Status Register	. 162
OCD Watchpoint Control Register	. 163
OCD Watchpoint Address Register	. 164
OCD Watchpoint Data Register	. 164
On-Chip Oscillator	165
20MHz Crystal Oscillator Operation	. 165
Electrical Characteristics	167
Absolute Maximum Ratings	. 167
DC Characteristics	. 169
AC Characteristics	. 172
On-Chip Peripheral AC and DC Electrical Characteristics	. 173
General Purpose I/O Port Input Data Sample Timing	. 176
General Purpose I/O Port Output Timing	. 177
On-Chip Debugger Timing	. 178
SPI Master Mode Timing	. 179
SPI Slave Mode Timing	. 180
I2C Timing	
eZ8 CPU Instruction Set	. 182
Assembly Language Programming Introduction	

PS017610-0404 Table of Contents

## Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x Z8 Encore!®



1	XV

Figure 31.	Flash Controller Operation Flow Chart	40
Figure 32.	On-Chip Debugger Block Diagram	51
Figure 33.	Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface (1)	52
Figure 34.	Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface (2)	53
Figure 35.	OCD Data Format	54
Figure 36.	Recommended Crystal Oscillator Configuration (20MHz operation)	66
Figure 37.	Nominal ICC Versus System Clock Frequency 1	
Figure 38.	Nominal Halt Mode ICC Versus System	
	Clock Frequency	71
Figure 39.	Port Input Sample Timing	76
Figure 40.	GPIO Port Output Timing	77
Figure 41.	On-Chip Debugger Timing	78
Figure 42.	SPI Master Mode Timing	79
Figure 43.	SPI Slave Mode Timing	80
Figure 44.	I <sup>2</sup> C Timing	81
Figure 45.	Flags Register	01
Figure 46.	Opcode Map Cell Description	02
Figure 47.	First Opcode Map	04
Figure 48.	Second Opcode Map after 1FH	05
Figure 49.	40-Lead Plastic Dual-Inline Package (PDIP) 20	06
Figure 50.	44-Lead Low-Profile Quad Flat Package (LQFP) 20	
Figure 51.	44-Lead Plastic Lead Chip Carrier Package (PLCC) 20	07
Figure 52.	64-Lead Low-Profile Quad Flat Package (LQFP) 20	08
Figure 53.	68-Lead Plastic Lead Chip Carrier Package (PLCC) 20	09
Figure 54.	80-Lead Quad-Flat Package (QFP)	10

PS017610-0404 List of Figures

#### **Architecture**

Figure 65 illustrates a block diagram of the interrupt controller.




Figure 65. Interrupt Controller Block Diagram

# Operation

#### **Master Interrupt Enable**

The master interrupt enable bit (IRQE) in the Interrupt Control register globally enables and disables interrupts.

Interrupts are globally enabled by any of the following actions:

- Execution of an EI (Enable Interrupt) instruction
- Execution of an IRET (Return from Interrupt) instruction
- Writing a 1 to the IRQE bit in the Interrupt Control register

Interrupts are globally disabled by any of the following actions:

- Execution of a DI (Disable Interrupt) instruction
- eZ8 CPU acknowledgement of an interrupt service request from the interrupt controller
- Writing a 0 to the IRQE bit in the Interrupt Control register
- Reset

## **Interrupt Control Register Definitions**

For all interrupts other than the Watch-Dog Timer interrupt, the interrupt control registers enable individual interrupts, set interrupt priorities, and indicate interrupt requests.

#### Interrupt Request 0 Register

The Interrupt Request 0 (IRQ0) register (Table 23) stores the interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ0 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 0 register to determine if any interrupt requests are pending

Table 23. Interrupt Request 0 Register (IRQ0)

BITS	7	6	5	4	3	2	1	0		
FIELD	T2I	T1I	TOI	U0RXI	U0TXI	I2CI	SPII	ADCI		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR		FC0H								

T2I—Timer 2 Interrupt Request

0 = No interrupt request is pending for Timer 2.

1 = An interrupt request from Timer 2 is awaiting service.

T1I—Timer 1 Interrupt Request

0 =No interrupt request is pending for Timer 1.

1 = An interrupt request from Timer 1 is awaiting service.

T0I—Timer 0 Interrupt Request

0 =No interrupt request is pending for Timer 0.

1 = An interrupt request from Timer 0 is awaiting service.

U0RXI—UART 0 Receiver Interrupt Request

0 = No interrupt request is pending for the UART 0 receiver.

1 = An interrupt request from the UART 0 receiver is awaiting service.

U0TXI—UART 0 Transmitter Interrupt Request

0 = No interrupt request is pending for the UART 0 transmitter.

1 = An interrupt request from the UART 0 transmitter is awaiting service.

#### IRQ0 Enable High and Low Bit Registers

The IRQ0 Enable High and Low Bit registers (Tables 27 and 28) form a priority encoded enabling for interrupts in the Interrupt Request 0 register. Priority is generated by setting bits in each register. Table 26 describes the priority control for IRQ0.

Table 26. IRQ0 Enable and Priority Encoding

IRQ0ENH[x]	IRQ0ENL[x]	Priority	Description
0	0	Disabled	Disabled
0	1	Level 1	Low
1	0	Level 2	Nominal
1	1	Level 3	High

where *x* indicates the register bits from 0 through 7.

Table 27. IRQ0 Enable High Bit Register (IRQ0ENH)

BITS	7	6	5	4	3	2	1	0		
FIELD	T2ENH	T1ENH	T0ENH	U0RENH	U0TENH	I2CENH	SPIENH	ADCENH		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR		FC1H								

T2ENH—Timer 2 Interrupt Request Enable High Bit

T1ENH—Timer 1 Interrupt Request Enable High Bit

T0ENH—Timer 0 Interrupt Request Enable High Bit

U0RENH—UART 0 Receive Interrupt Request Enable High Bit

U0TENH—UART 0 Transmit Interrupt Request Enable High Bit

I2CENH—I<sup>2</sup>C Interrupt Request Enable High Bit

SPIENH—SPI Interrupt Request Enable High Bit

ADCENH—ADC Interrupt Request Enable High Bit

Interrupt Port Select register selects between Port A and Port D for the individual interrupts.

Table 35. Interrupt Edge Select Register (IRQES)

BITS	7	6	5	4	3	2	1	0
FIELD	IES7	IES6	IES5	IES4	IES3	IES2	IES1	IES0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				FC	DH			

IESx—Interrupt Edge Select x

where *x* indicates the specific GPIO Port pin number (0 through 7). The pulse width should be greater than 1 system clock to guarantee capture of the edge triggered interrupt.

- 0 = An interrupt request is generated on the falling edge of the PAx/PDx input.
- 1 = An interrupt request is generated on the rising edge of the PAx/PDx input.

### **Interrupt Port Select Register**

The Port Select (IRQPS) register (Table 36) determines the port pin that generates the PAx/PDx interrupts. This register allows either Port A or Port D pins to be used as interrupts. The Interrupt Edge Select register controls the active interrupt edge.

Table 36. Interrupt Port Select Register (IRQPS)

BITS	7	6	5	4	3	2	1	0		
FIELD	PAD7S	PAD6S	PAD5S	PAD4S	PAD3S	PAD2S	PAD1S	PAD0S		
RESET	0	0	0	0	0	0	0	0		
R/W										
ADDR		FCEH								

PADxS—PAx/PDx Selection

- 0 = PAx is used for the interrupt for PAx/PDx interrupt request.
- 1 = PDx is used for the interrupt for PAx/PDx interrupt request. where x indicates the specific GPIO Port pin number (0 through 7).

Middle byte, Bits[15:8], of the 24-bit WDT reload value.

Table 49. Watch-Dog Timer Reload Low Byte Register (WDTL)

BITS	7	6	5	4	3	2	1	0	
FIELD	WDTL								
RESET	1	1	1	1	1	1	1	1	
R/W	R/W*								
ADDR	FF3H								
		****							

R/W\* - Read returns the current WDT count value. Write sets the desired Reload Value.

WDTL-WDT Reload Low

Least significant byte (LSB), Bits[7:0], of the 24-bit WDT reload value.

PS017610-0404 Watch-Dog Timer

Figures 68 and 69 illustrates the asynchronous data format employed by the UART without parity and with parity, respectively.




Figure 68. UART Asynchronous Data Format without Parity




Figure 69. UART Asynchronous Data Format with Parity

#### **Transmitting Data using the Polled Method**

Follow these steps to transmit data using the polled method of operation:

- Write to the UART Baud Rate High and Low Byte registers to set the desired baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO Port pins for alternate function operation.
- 3. Write to the UART Control 1 register to enable Multiprocessor (9-bit) mode functions, if desired.
- 4. Write to the UART Control 0 register to:
  - Set the transmit enable bit (TEN) to enable the UART for data transmission
  - Enable parity, if desired, and select either even or odd parity.
  - Set or clear the CTSE bit to enable or disable control from the receiver using the <del>CTS</del> pin.

PS017610-0404 UART

#### **Receiving Data using the Polled Method**

Follow these steps to configure the UART for polled data reception:

- Write to the UART Baud Rate High and Low Byte registers to set the desired baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO Port pins for alternate function operation.
- 3. Write to the UART Control 1 register to enable Multiprocessor (9-bit) mode functions, if desired.
- 4. Write to the UART Control 0 register to:
  - Set the receive enable bit (REN) to enable the UART for data reception
  - Enable parity, if desired, and select either even or odd parity.
- 5. Check the RDA bit in the UART Status 0 register to determine if the Receive Data register contains a valid data byte (indicated by a 1). If RDA is set to 1 to indicate available data, continue to Step 6. If the Receive Data register is empty (indicated by a 0), continue to monitor the RDA bit awaiting reception of the valid data.
- 6. Read data from the UART Receive Data register. If operating in Multiprocessor (9-bit) mode, first read the Multiprocessor Receive flag (MPRX) to determine if the data was directed to this UART before reading the data.
- 7. Return to Step 6 to receive additional data.

#### Receiving Data using the Interrupt-Driven Method

The UART Receiver interrupt indicates the availability of new data (as well as error conditions). Follow these steps to configure the UART receiver for interrupt-driven operation:

- Write to the UART Baud Rate High and Low Byte registers to set the desired baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO Port pins for alternate function operation.
- 3. Execute a DI instruction to disable interrupts.
- 4. Write to the Interrupt control registers to enable the UART Receiver interrupt and set the desired priority.
- 5. Clear the UART Receiver interrupt in the applicable Interrupt Request register.
- 6. Write to the UART Control 1 register to enable Multiprocessor (9-bit) mode functions, if desired.

PS017610-0404 UART



## SPI Baud Rate High and Low Byte Registers

The SPI Baud Rate High and Low Byte registers combine to form a 16-bit reload value, BRG[15:0], for the SPI Baud Rate Generator. The reload value must be greater than or equal to 0002H for proper SPI operation (maximum baud rate is system clock frequency divided by 4). The SPI baud rate is calculated using the following equation:

SPI Baud Rate (bits/s) = 
$$\frac{System\ Clock\ Frequency\ (Hz)}{2 \times BRG[15:0]}$$

Table 64. SPI Baud Rate High Byte Register (SPIBRH)

BITS	7	6	5	4	3	2	1	0		
FIELD	BRH									
RESET	1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR		F66H								

BRH = SPI Baud Rate High Byte

Most significant byte, BRG[15:8], of the SPI Baud Rate Generator's reload value.

Table 65. SPI Baud Rate Low Byte Register (SPIBRL)

BITS	7	6	5	4	3	2	1	0
FIELD	BRL							
RESET	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/w
ADDR		F67H						

BRL = SPI Baud Rate Low Byte

Least significant byte, BRG[7:0], of the SPI Baud Rate Generator's reload value.

- The I<sup>2</sup>C Controller waits for the slave to send an Acknowledge (by pulling the SDA signal Low). If the slave pulls the SDA signal High (Not-Acknowledge), the I<sup>2</sup>C Controller sends a Stop signal.
- If the slave needs to service an interrupt, it pulls the SCL signal Low, which halts I<sup>2</sup>C operation.
- 4. If there is no other data in the I<sup>2</sup>C Data register or the STOP bit in the I<sup>2</sup>C Control register is set by software, then the Stop signal is sent.

Figure 79 illustrates the data transfer format for a 7-bit addressed slave. Shaded regions indicate data transferred from the I<sup>2</sup>C Controller to slaves and unshaded regions indicate data transferred from the slaves to the I<sup>2</sup>C Controller.



Figure 79. 7-Bit Addressed Slave Data Transfer Format

The data transfer format for a transmit operation on a 7-bit addressed slave is as follows:

- 1. Software asserts the IEN bit in the I<sup>2</sup>C Control register.
- 2. Software asserts the TXI bit of the I<sup>2</sup>C Control register to enable Transmit interrupts.
- 3. The I<sup>2</sup>C interrupt asserts, because the I<sup>2</sup>C Data register is empty
- 4. Software responds to the TDRE bit by writing a 7-bit slave address followed by a 0 (write) to the  $I^2C$  Data register.
- 5. Software asserts the START bit of the I<sup>2</sup>C Control register.
- 6. The I<sup>2</sup>C Controller sends the START condition to the I<sup>2</sup>C slave.
- 7. The I<sup>2</sup>C Controller loads the I<sup>2</sup>C Shift register with the contents of the I<sup>2</sup>C Data register.
- 8. After one bit of address has been shifted out by the SDA signal, the Transmit interrupt is asserted.
- 9. Software responds by writing the contents of the data into the I<sup>2</sup>C Data register.
- 10. The I<sup>2</sup>C Controller shifts the rest of the address and write bit out by the SDA signal.
- 11. The  $I^2C$  slave sends an acknowledge (by pulling the SDA signal low) during the next high period of SCL. The  $I^2C$  Controller sets the ACK bit in the  $I^2C$  Status register.
- 12. The I<sup>2</sup>C Controller loads the contents of the I<sup>2</sup>C Shift register with the contents of the I<sup>2</sup>C Data register.
- 13. The I<sup>2</sup>C Controller shifts the data out of via the SDA signal. After the first bit is sent, the Transmit interrupt is asserted.

PS017609-0803 I2C Controller

# I<sup>2</sup>C Baud Rate High and Low Byte Registers

The  $I^2C$  Baud Rate High and Low Byte registers combine to form a 16-bit reload value, BRG[15:0], for the  $I^2C$  Baud Rate Generator. The  $I^2C$  baud rate is calculated using the following equation:

I2C Baud Rate (bits/s) =  $\frac{System\ Clock\ Frequency\ (Hz)}{4 \times BRG[15:0]}$ 

Table 69. I<sup>2</sup>C Baud Rate High Byte Register (I2CBRH)

BITS	7	6	5	4	3	2	1	0		
FIELD	BRH									
RESET	1	1	1	1	1	1	1	1		
R/W	R/W         R/W         R/W         R/W         R/W         R/W         R/W									
ADDR		F53H								

 $BRH = I^2C$  Baud Rate High Byte

Most significant byte, BRG[15:8], of the I<sup>2</sup>C Baud Rate Generator's reload value.

Table 70. I<sup>2</sup>C Baud Rate Low Byte Register (I2CBRL)

BITS	7	6	5	4	3	2	1	0	
FIELD	BRL								
RESET	1 1 1 1 1 1								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADDR		F54H							

 $BRL = I^2C$  Baud Rate Low Byte

Least significant byte, BRG[7:0], of the I<sup>2</sup>C Baud Rate Generator's reload value.

PS017609-0803 I2C Controller

### Flash Operation Timing Using the Flash Frequency Registers

Before performing either a program or erase operation on the Flash memory, the user must first configure the Flash Frequency High and Low Byte registers. The Flash Frequency registers allow programming and erasure of the Flash with system clock frequencies ranging from 32KHz (32768Hz) through 20MHz.

The Flash Frequency High and Low Byte registers combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit binary Flash Frequency value must contain the system clock frequency (in kHz). This value is calculated using the following equation:.

$$FFREQ[15:0] = \frac{System Clock Frequency (Hz)}{1000}$$



#### Caution:

Flash programming and erasure are not supported for system clock frequencies below 32KHz (32768Hz) or above 20MHz. The Flash Frequency High and Low Byte registers must be loaded with the correct value to insure proper operation of the Z8F640x family device.

## Flash Code Protection Against External Access

The user code contained within the Z8F640x family device's Flash memory can be protected against external access via the On-Chip Debugger. Programming the RP Option Bit prevents reading of the user code through the On-Chip Debugger. Refer to the **Option Bits** chapter and the **On-Chip Debugger** chapter for more information.

## Flash Code Protection Against Accidental Program and Erasure

The Z8F640x family device provides several levels of protection against accidental program and erasure of the Flash memory contents. This protection is provided by a combination of the Option bits and the locking mechanism of the Flash Controller.

PS017610-0404 Flash Memory

 ${\tt FHSWP--Flash\ High\ Sector\ Write\ Protect}$ 

FWP-Flash Write Protect

These two Option Bits combine to provide 3 levels of Program Memory protection:

FHSWP	FWP	Description
0	0	Programming and erasure disabled for all of Program Memory.  Programming, Page Erase, and Mass Erase via User Code is disabled. Mass Erase is available through the On-Chip Debugger.
1	0	Programming and Page Erase are enabled for the High Sector of the Program Memory only. The High Sector on the Z8F640x family device contains 1KB to 4KB of Flash with addresses at the top of the available Flash memory. Programming and Page Erase are disabled for the other portions of the Program Memory. Mass erase through user code is disabled. Mass Erase is available through the On-Chip Debugger.
0 or 1	1	Programming, Page Erase, and Mass Erase are enabled for all of Program Memory.

# **Program Memory Address 0001H**

Table 91. Options Bits at Program Memory Address 0001H

BITS	7	6	5	4	3	2	1	0	
FIELD	Reserved								
RESET	U	U	U	U	U	U	U	U	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADDR	Program Memory 0001H								
Note: II - I	Note: II - Unchanged by Reset R/W - Read/Write								

Note: U = Unchanged by Reset. R/W = Read/Write.

#### Reserved

These Option Bits are reserved for future use and must always be 1. This setting is the default for unprogrammed (erased) Flash.

PS017610-0404 Option Bits

**Table 101. DC Characteristics** 

		$T_A = -40^{0} C$ to $105^{0} C$				
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions
$I_{PU}$	Weak Pull-up Current	30	100	350	μА	$V_{DD} = 3.0 - 3.6V$
I <sub>CCS</sub>	Supply Current in Stop Mode		600		μА	$V_{DD} = 3.3V$

<sup>&</sup>lt;sup>1</sup> This condition excludes all pins that have on-chip pull-ups, when driven Low.

Figure 91 illustrates the typical current consumption while operating at  $25^{\circ}$ C, 3.3V, versus the system clock frequency.




Figure 91. Nominal ICC Versus System Clock Frequency

PS017610-0404 Electrical Characteristics

<sup>&</sup>lt;sup>2</sup> These values are provided for design guidance only and are not tested in production.

								Le	ower Nil	oble (He	x)						
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
	0	1.2 <b>BRK</b>	SRP IM	2.3 <b>ADD</b> r1,r2	2.4 <b>ADD</b> r1,lr2	3.3 <b>ADD</b> R2,R1	3.4 <b>ADD</b> IR2,R1	3.3 <b>ADD</b> R1,IM	3.4 ADD IR1,IM	4.3 ADDX ER2,ER1	4.3 ADDX IM,ER1	2.3 <b>DJNZ</b> r1,X	2.2 <b>JR</b> cc,X	2.2 <b>LD</b> r1,IM	3.2 <b>JP</b> cc,DA	1.2 <b>INC</b> r1	1.2 <b>NOP</b>
	1	2.2 <b>RLC</b> R1	2.3 <b>RLC</b> IR1	2.3 <b>ADC</b> r1,r2	2.4 <b>ADC</b> r1,lr2	3.3 <b>ADC</b> R2,R1	3.4 <b>ADC</b> IR2,R1	3.3 ADC R1,IM	3.4 ADC IR1,IM	4.3 ADCX ER2,ER1	4.3 ADCX IM,ER1	Ī	ĺ	Ì			See 2nd Opcode Map
	2	2.2 INC R1	2.3 <b>INC</b> IR1	2.3 <b>SUB</b> r1,r2	2.4 <b>SUB</b> r1,lr2	3.3 <b>SUB</b> R2,R1	3.4 <b>SUB</b> IR2,R1	3.3 <b>SUB</b> R1,IM	3.4 <b>SUB</b> IR1,IM	4.3 <b>SUBX</b> ER2,ER1	4.3 SUBX IM,ER1						·
	3	2.2 <b>DEC</b> R1	2.3 DEC	2.3 <b>SBC</b> r1,r2	2.4 <b>SBC</b> r1,lr2	3.3 <b>SBC</b> R2,R1	3.4 <b>SBC</b> IR2,R1	3.3 <b>SBC</b> R1,IM	3.4 SBC IR1,IM	4.3 SBCX ER2,ER1	4.3 SBCX IM,ER1						
	4	2.2 <b>DA</b> R1	2.3 <b>DA</b> IR1	2.3 OR r1,r2	2.4 OR r1,lr2	3.3 <b>OR</b> R2,R1	3.4 <b>OR</b> IR2,R1	3.3 <b>OR</b> R1,IM	3.4 <b>OR</b> IR1,IM	4.3 <b>ORX</b> ER2,ER1	4.3 ORX IM,ER1						
	5	2.2 <b>POP</b> R1	2.3 <b>POP</b> IR1	2.3 <b>AND</b> r1,r2	2.4 <b>AND</b> r1,lr2	3.3 <b>AND</b> R2,R1	3.4 <b>AND</b> IR2,R1	3.3 <b>AND</b> R1,IM	3.4 AND IR1,IM	4.3 ANDX ER2,ER1	4.3 ANDX IM,ER1						1.2 <b>WDT</b>
<del></del>	6	2.2 <b>COM</b> R1	2.3 <b>COM</b> IR1	2.3 <b>TCM</b> r1,r2	2.4 <b>TCM</b> r1,lr2	3.3 <b>TCM</b> R2,R1	3.4 <b>TCM</b> IR2,R1	3.3 <b>TCM</b> R1,IM	3.4 TCM IR1,IM	4.3 TCMX ER2,ER1	4.3 TCMX IM,ER1						STOP
ole (He	7	2.2 <b>PUSH</b> R2	PUSH IR2	2.3 <b>TM</b> r1,r2	2.4 <b>TM</b> r1,lr2	3.3 <b>TM</b> R2,R1	3.4 <b>TM</b> IR2,R1	3.3 <b>TM</b> R1,IM	3.4 <b>TM</b> IR1,IM	4.3 <b>TMX</b> ER2,ER1	4.3 <b>TMX</b> IM,ER1						1.2 HALT
Upper Nibble (Hex)	8	2.5	2.6 DECW IRR1	2.5 <b>LDE</b> r1,lrr2	2.9 LDEI lr1,lrr2	3.2 <b>LDX</b> r1,ER2	3.3 <b>LDX</b> Ir1,ER2	3.4 <b>LDX</b> IRR2,R1	3.5 <b>LDX</b> IRR2,IR1	3.4 <b>LDX</b> r1,rr2,X	3.4 <b>LDX</b> rr1,r2,X						1.2 <b>DI</b>
್ತೆ	9	2.2 <b>RL</b> R1	2.3 <b>RL</b> IR1	2.5 <b>LDE</b> r2,lrr1	2.9 LDEI lr2,lrr1	3.2 <b>LDX</b> r2,ER1	3.3 <b>LDX</b> Ir2,ER1	3.4 <b>LDX</b> R2,IRR1	3.5 <b>LDX</b> IR2,IRR1	3.3 <b>LEA</b> r1,r2,X	3.5 <b>LEA</b> rr1,rr2,X						1.2 <b>EI</b>
	Α	2.5 INCW RR1	2.6 INCW	2.3 <b>CP</b> r1,r2	2.4 <b>CP</b> r1,lr2	3.3 <b>CP</b> R2,R1	3.4 <b>CP</b> IR2,R1	3.3 <b>CP</b> R1,IM	3.4 <b>CP</b> IR1,IM	4.3 CPX ER2,ER1	4.3 CPX IM,ER1						1.4 RET
	В	2.2 <b>CLR</b> R1	2.3 <b>CLR</b> IR1	2.3 <b>XOR</b> r1,r2	2.4 <b>XOR</b> r1,lr2	3.3 <b>XOR</b> R2,R1	3.4 <b>XOR</b> IR2,R1	3.3 <b>XOR</b> R1,IM	3.4 <b>XOR</b> IR1,IM	4.3 <b>XORX</b> ER2,ER1	XORX						1.5 IRET
	С	2.2 <b>RRC</b> R1	2.3 <b>RRC</b> IR1	2.5 <b>LDC</b> r1,lrr2	2.9 LDCI lr1,lrr2	2.3 <b>JP</b> IRR1	2.9 <b>LDC</b> lr1,lrr2	,	3.3	3.2 PUSHX ER2							1.2 <b>RCF</b>
	D	2.2 <b>SRA</b> R1	2.3 <b>SRA</b> IR1	2.5 <b>LDC</b> r2,lrr1	2.9 LDCI lr2,lrr1	2.6	2.2 <b>BSWAP</b> R1	3.3 CALL DA	3.4 <b>LD</b> r2,r1,X	3.2 <b>POPX</b> ER1							1.2 <b>SCF</b>
	Е	2.2 <b>RR</b> R1	2.3 <b>RR</b> IR1	2.2 <b>BIT</b> p,b,r1	2.3 <b>LD</b> r1,lr2	3.2 <b>LD</b> R2,R1	3.3 <b>LD</b> IR2,R1	3.2 <b>LD</b> R1,IM	3.3 <b>LD</b> IR1,IM	4.2 <b>LDX</b> ER2,ER1	4.2 LDX IM,ER1						1.2 <b>CCF</b>
	F	2.2 <b>SWAP</b> R1	2.3 <b>SWAP</b> IR1	2.6 TRAP Vector	2.3 <b>LD</b> lr1,r2	2.8 MULT RR1	3.3 <b>LD</b> R2,IR1	3.3 <b>BTJ</b> p,b,r1,X	3.4 BTJ			<b>V</b>	▼	▼	<b>V</b>	lacksquare	

Figure 101. First Opcode Map

PS017610-0404 Opcode Maps

#### **Precharacterization Product**

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or nonconformance with some aspects of the document might be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery might be uncertain at times, due to start-up yield issues.

ZiLOG, Inc. 532 Race Street San Jose, CA 95126 Telephone (408) 558-8500 FAX 408 558-8300 Internet: www.zilog.com

# Document Information

#### **Document Number Description**

The Document Control Number that appears in the footer on each page of this document contains unique identifying attributes, as indicated in the following table:

PS	Product Specification
0176	Unique Document Number
01	Revision Number
0702	Month and Year Published

PS017610-0404 Document Information

217

# **Problem Description or Suggestion**

rovide a complete description of the problem or your suggestion. If you are report clude all steps leading up to the occurrence of the problem. Attach additional pag	

logical exclusive OR/extended addressing 190	Irr 184
logical instructions 190	p 184
logical OR 190	R 184
logical OR/extended addressing 190	r 184
low power modes 31	RA 184
LQFP	RR 184
44 lead 207	rr 184
64 lead 208	vector 184
*	X 184
	notational shorthand 184
M	
master interrupt enable 46	
•	0
master-in, slave-out and-in 101	OCD
memory	
data 19	architecture 151
program 18	auto-baud detector/generator 154
MISO 101	baud rate limits 154
mode	block diagram 151
capture 71	breakpoints 155
capture/compare 71	commands 156
continuous 70	control register 161
counter 70	data format 154
gated 71	DBG pin to RS-232 Interface 152
one-shot 70	debug mode 153
PWM 70	debugger break 190
modes 71	interface 152
MOSI 101	serial errors 155
MULT 187	status register 162
multiply 187	timing 178
multiprocessor mode, UART 84	watchpoint address register 164
,	watchpoint control register 163
	watchpoint data register 164
N	watchpoints 155
NOP (no operation) 189	OCD commands
not acknowledge interrupt 112	execute instruction (12H) 160
notation	read data memory (0DH) 160
b 184	read OCD control register (05H) 158
cc 184	read OCD revision (00H) 157
DA 184	read OCD status register (02H) 157
	read program counter (07H) 158
ER 184	read program memory (0BH) 159
IM 184	read program memory CRC (0EH) 160
IR 184	read register (09H) 158
Ir 184	
IRR 184	read runtime counter (03H) 157