



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f6401vn020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Transmitting IrDA Data
Receiving IrDA Data
Jitter
Infrared Encoder/Decoder Control Register Definitions
Serial Peripheral Interface
Overview
Architecture
Operation
SPI Signals 101
SPI Clock Phase and Polarity Control
Multi-Master Operation 104
Error Detection 105
SPI Interrupts 105
SPI Baud Rate Generator 105
SPI Control Register Definitions 106
SPI Data Register 106
SPI Control Register 107
SPI Status Register 108
SPI Mode Register 109
SPI Baud Rate High and Low Byte Registers
I2C Controller 111
Overview
Operation
SDA and SCL Signals 111
I ² C Interrupts 112
Start and Stop Conditions 112
Start and Stop Conditions 112 Writing a Transaction with a 7-Bit Address 112
Start and Stop Conditions 112 Writing a Transaction with a 7-Bit Address 112 Writing a Transaction with a 10-Bit Address 114
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 10-Bit Address116
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 10-Bit Address116I2C Control Register Definitions118
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 10-Bit Address116I2C Control Register Definitions118I2C Data Register118
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 10-Bit Address116I2C Control Register Definitions118I2C Data Register118I2C Status Register118I2C Status Register118
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 10-Bit Address116I2C Control Register Definitions118I2C Data Register118I2C Status Register118I2C Control Register118I2C Notrol Register119
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 10-Bit Address116I2C Control Register Definitions118I2C Data Register118I2C Status Register118I2C Control Register118I2C Baud Rate High and Low Byte Registers121
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 10-Bit Address116I2C Control Register Definitions118I2C Data Register118I2C Status Register118I2C Control Register118I2C Control Register119I2C Baud Rate High and Low Byte Registers121Direct Memory Access Controller122
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 10-Bit Address116I2C Control Register Definitions118I2C Data Register118I2C Status Register118I2C Control Register119I2C Baud Rate High and Low Byte Registers121Direct Memory Access Controller122Overview122
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 7-Bit Address116I2C Control Register Definitions118I2C Data Register118I2C Status Register118I2C Control Register119I2C Baud Rate High and Low Byte Registers121Direct Memory Access Controller122Operation122
Start and Stop Conditions112Writing a Transaction with a 7-Bit Address112Writing a Transaction with a 10-Bit Address114Reading a Transaction with a 7-Bit Address115Reading a Transaction with a 7-Bit Address116I2C Control Register Definitions118I2C Data Register118I2C Status Register118I2C Control Register119I2C Baud Rate High and Low Byte Registers121Direct Memory Access Controller122Overview122DMA0 and DMA1 Operation122



List of Figures

Figure 1.	Z8 Encore! [®] Block Diagram
Figure 2.	Z8Fxx01 in 40-Pin Dual Inline Package (DIP)7
Figure 3.	Z8Fxx01 in 44-Pin Plastic Leaded Chip Carrier (PLCC)8
Figure 4.	Z8Fxx01 in 44-Pin Low-Profile Quad Flat Package (LQFP) 9
Figure 5.	Z8Fxx02 in 64-Pin Low-Profile Quad Flat Package (LQFP) 10
Figure 6.	Z8Fxx02 in 68-Pin Plastic Leaded Chip Carrier (PLCC) . 11
Figure 7.	Z8Fxx03 in 80-Pin Quad Flat Package (QFP) 12
Figure 8.	Power-On Reset Operation
Figure 9.	Voltage Brown-Out Reset Operation
Figure 10.	GPIO Port Pin Block Diagram
Figure 11.	Interrupt Controller Block Diagram
Figure 12.	Timer Block Diagram
Figure 13.	UART Block Diagram
Figure 14.	UART Asynchronous Data Format without Parity 80
Figure 15.	UART Asynchronous Data Format with Parity
Figure 16.	UART Asynchronous Multiprocessor (9-bit) Mode
D '	Data Format
Figure 17.	Infrared Data Communication System Block Diagram 95
Figure 18.	Infrared Data Transmission
Figure 19.	Infrared Data Reception
Figure 20.	SPI Configured as a Master in a Single Master, Single Slave System
Figure 21.	SPI Configured as a Master in a Single Master.
0	Multiple Slave System 100
Figure 22.	SPI Configured as a Slave 100
Figure 23.	SPI Timing When PHASE is 0 103
Figure 24.	SPI Timing When PHASE is 1 104
Figure 25.	7-Bit Addressed Slave Data Transfer Format
Figure 26.	10-Bit Addressed Slave Data Transfer Format 114
Figure 27.	Receive Data Transfer Format for a 7-Bit
	Addressed Slave 115
Figure 28.	Receive Data Format for a 10-Bit Addressed Slave 116
Figure 29.	Analog-to-Digital Converter Block Diagram
Figure 30.	Flash Memory Arrangement





Figure 57. Z8Fxx01 in 44-Pin Plastic Leaded Chip Carrier (PLCC)



Low-Power Modes

Overview

The Z8F640x family products contain power-saving features. The highest level of power reduction is provided by Stop mode. The next level of power reduction is provided by the Halt mode.

Stop Mode

Execution of the eZ8 CPU's STOP instruction places the Z8F640x family device into Stop mode. In Stop mode, the operating characteristics are:

- Primary crystal oscillator is stopped
- System clock is stopped
- eZ8 CPU is stopped
- Program counter (PC) stops incrementing
- Watch-Dog Timer's internal RC oscillator continues to operate
- If enabled, the Watch-Dog Timer continues to operate
- All other on-chip peripherals are idle

To minimize current in Stop mode, all GPIO pins that are configured as digital inputs must be driven to one of the supply rails (V_{CC} or GND). The Z8F640x family device can be brought out of Stop mode using Stop Mode Recovery. For more information on STOP Mode Recovery refer to the **Reset and Stop Mode Recovery** chapter.

Halt Mode

Execution of the eZ8 CPU's HALT instruction places the Z8F640x family device into Halt mode. In Halt mode, the operating characteristics are:

- Primary crystal oscillator is enabled and continues to operate
- System clock is enabled and continues to operate
- eZ8 CPU is idle
- Program counter (PC) stops incrementing



Interrupt Control Register

The Interrupt Control (IRQCTL) register (Table 37) contains the master enable bit for all interrupts.

Table 37. Interrupt Control Register (IRQCTL)

BITS	7	6	5	4	3	2	1	0			
FIELD	IRQE				Reserved						
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R	R	R	R	R	R	R			
ADDR		FCFH									

IRQE—Interrupt Request Enable

This bit is set to 1 by execution of an EI (Enable Interrupts) or IRET (Interrupt Return) instruction, or by a direct register write of a 1 to this bit. It is reset to 0 by executing a DI instruction, eZ8 CPU acknowledgement of an interrupt request, or Reset.

0 = Interrupts are disabled.

1 = Interrupts are enabled.

Reserved

These bits must be 0.



written during counting, the 8-bit written value is placed in the counter (High or Low Byte) at the next clock edge. The counter continues counting from the new value.

BITS 7 6 5 4 3 2 1 0 TH FIELD 0 0 0 0 0 0 0 0 RESET R/W R/W R/W R/W R/W R/W R/W R/W R/W F00H, F08H, F10H, F18H ADDR

Table 38. Timer 0-3 High Byte Register (TxH)

Table 39>. Timer 0-3 Low Byte Register (TxL)

BITS	7	6	5	4	3	2	1	0			
FIELD				Т	Ľ						
RESET	0	0	0	0	0	0	0	1			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
ADDR		F01H, F09H, F11H, F19H									

TH and TL—Timer High and Low Bytes

These 2 bytes, {TMRH[7:0], TMRL[7:0]}, contain the current 16-bit timer count value.

Timer Reload High and Low Byte Registers

The Timer 0-3 Reload High and Low Byte (TxRH and TxRL) registers (Tables 40 and 41) store a 16-bit reload value, {TRH[7:0], TRL[7:0]}. Values written to the Timer Reload High Byte register are stored in a temporary holding register. When a write to the Timer Reload Low Byte register occurs, the temporary holding register value is written to the Timer High Byte register. This operation allows simultaneous updates of the 16-bit Timer Reload value.

In Compare mode, the Timer Reload High and Low Byte registers store the 16-bit Compare value.

In single-byte DMA transactions to the Timer Reload High Byte register, the temporary holding register is bypassed and the value is written directly to the register. If the DMA is



Watch-Dog Timer Control Register Definitions

Watch-Dog Timer Control Register

The Watch-Dog Timer Control (WDTCTL) register, detailed in Table 46, is a Read-Only register that indicates the source of the most recent Reset event, indicates a Stop Mode Recovery event, and indicates a Watch-Dog Timer time-out. Reading this register resets the upper four bits to 0.

Writing the 55H, AAH unlock sequence to the Watch-Dog Timer Control (WDTCTL) register address unlocks the three Watch-Dog Timer Reload Byte registers (WDTU, WDTH, and WDTL) to allow changes to the time-out period. These write operations to the WDTCTL register address produce no effect on the bits in the WDTCTL register. The locking mechanism prevents spurious writes to the Reload registers.

Table 46. Watch-Dog Timer Control Register (WDTCTL)

BITS	7	6	5	4	3	2	1	0		
FIELD	POR	STOP	WDT	EXT	Reserved					
RESET	Х	Х	Х	0	0	0	0	0		
R/W	R	R	R	R	R	R	R	R		
ADDR	FF0									

POR—Power-On Reset Indicator

If this bit is set to 1, a Power-On Reset event occurred. This bit is reset to 0 if a WDT timeout or Stop Mode Recovery occurs. This bit is also reset to 0 when the register is read.

STOP—STOP Mode Recovery Indicator

If this bit is set to 1, a STOP Mode Recovery occurred. If the STOP and WDT bits are both set to 1, the STOP Mode Recovery occurred due to a WDT time-out. If the STOP bit is 1 and the WDT bit is 0, the STOP Mode Recovery was not caused by a WDT time-out. This bit is reset by a Power-On Reset or a WDT time-out that occurred while not in STOP mode. Reading this register also resets this bit.

WDT-Watch-Dog Timer Time-Out Indicator

If this bit is set to 1, a WDT time-out occurred. A Power-On Reset resets this pin. A Stop Mode Recovery from a change in an input pin also resets this bit. Reading this register resets this bit.

EXT-External Reset Indicator

If this bit is set to 1, a Reset initiated by the external $\overline{\text{RESET}}$ pin occurred. A Power-On Reset or a Stop Mode Recovery from a change in an input pin resets this bit. Reading this register resets this bit.





Figure 78. SPI Timing When PHASE is 1

Multi-Master Operation

In a multi-master SPI system, all SCK pins are tied together, all MOSI pins are tied together and all MISO pins are tied together. All SPI pins must then be configured in open-drain mode to prevent bus contention. At any one time, only one SPI device is configured as the Master and all other SPI devices on the bus are configured as Slaves. The Master enables a single Slave by asserting the \overline{SS} pin on that Slave only. Then, the single Master drives data out its SCK and MOSI pins to the SCK and MOSI pins on the Slaves (including those which are not enabled). The enabled Slave drives data out its MISO pin to the MISO Master pin.

For a Master device operating in a multi-master system, if the \overline{SS} pin is configured as an input and is driven Low by another Master, the COL bit is set to 1 in the SPI Status Register. The COL bit indicates the occurrence of a multi-master collision (mode fault error condition).



BITS	7	6	5	4	3	2	1	0				
FIELD		DMA_START										
RESET	Х	Х	Х	Х	Х	Х	Х	Х				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
ADDR		FB3H, FHBH										

Table 74. DMAx Start/Current Address Low Byte Register (DMAxSTART)

DMA_START—DMAx Start/Current Address Low

These bits, with the four lower bits of the DMAx_H register, form the 12-bit Start/Current address. The full 12-bit address is given by {DMA_START_H[3:0], DMA_START[7:0]}.

DMAx End Address Low Byte Register

The DMAx End Address Low Byte register, in conjunction with the DMAx_H register, forms a 12-bit End Address.

BITS	7	6	5	4	3	2	1	0				
FIELD		DMA_END										
RESET	Х	Х	Х	Х	Х	Х	Х	Х				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
ADDR		FB4H, FBCH										

Table 75. DMAx End Address Low Byte Register (DMAxEND)

DMA_END—DMAx End Address Low

These bits, with the four upper bits of the DMAx_H register, form a 12-bit address. This address is the ending location of the DMAx transfer. The full 12-bit address is given by {DMA_END_H[3:0], DMA_END[7:0]}.

DMA_ADC Address Register

The DMA_ADC Address register points to a block of the Register File to store ADC conversion values as illustrated in Table 76. This register contains the seven most-significant bits of the 12-bit Register File addresses. The five least-significant bits are calculated from the ADC Analog Input number (5-bit base address is equal to twice the ADC Analog Input number). The 10-bit ADC conversion data is stored as two bytes with the most significant byte of the ADC data stored at the even numbered Register File address.



DMA_ADC Control Register

The DMA_ADC Control register enables and sets options (DMA enable and interrupt enable) for ADC operation.

BITS	7	6	5	4	3	2	1	0		
FIELD	DAEN	IRQEN	Rese	rved	ADC_IN					
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR	FBEH									

Table 78. DMA_ADC Control Register (DMAACTL)

DAEN-DMA_ADC Enable

 $0 = DMA_ADC$ is disabled and the ADC Analog Input Number (ADC_IN) is reset to 0. 1 = DMA_ADC is enabled.

IROEN—Interrupt Enable

 $0 = DMA_ADC$ does not generate any interrupts.

1 = DMA_ADC generates an interrupt after transferring data from the last ADC Analog Input specified by the ADC_IN field.

Reserved

These bits are reserved and must be 0.

ADC_IN—ADC Analog Input Number

These bits set the number of ADC Analog Inputs to be used in the continuous update (data conversion followed by DMA data transfer). The conversion always begins with ADC Analog Input 0 and then progresses sequentially through the other selected ADC Analog Inputs.

0000 = ADC Analog Input 0 updated.

0001 = ADC Analog Inputs 0-1 updated.

0010 = ADC Analog Inputs 0-2 updated.

0011 = ADC Analog Inputs 0-3 updated.

0100 = ADC Analog Inputs 0-4 updated.

0101 = ADC Analog Inputs 0-5 updated.

0110 = ADC Analog Inputs 0-6 updated.

0111 = ADC Analog Inputs 0-7 updated.

1000 = ADC Analog Inputs 0-8 updated.

1001 = ADC Analog Inputs 0-9 updated.

1010 = ADC Analog Inputs 0-10 updated.

1011 = ADC Analog Inputs 0-11 updated.

1100-1111 = Reserved.



ADC Data High Byte Register

The ADC Data High Byte register contains the upper eight bits of the 10-bit ADC output. During a conversion, this value is invalid. Access to the ADC Data High Byte register is read-only. The full 10-bit ADC result is given by {ADCD_H[7:0], ADCD_L[7:6]}.

BITS	7	6	5	4	3	2	1	0			
FIELD		ADCD_H									
RESET		X									
R/W		R									
ADDR				F7	2H						

Table 81. ADC Data High Byte Register (ADCD_H)

ADCD_H—ADC Data High Byte

This byte contains the upper eight bits of the 10-bit ADC output. These bits are not valid during a conversion. These bits are undefined after a Reset.

ADC Data Low Bits Register

The ADC Data Low Bits register contains the lower two bits of the conversion value. During a conversion this value is invalid. Access to the ADC Data Low Bits register is readonly. The full 10-bit ADC result is given by {ADCD_H[7:0], ADCD_L[7:6]}.

BITS	7	6	5	4	3	2	1	0		
FIELD	ADC	CD_L	Reserved							
RESET	2	X	Х							
R/W	I	ર		R						
ADDR				F7	3H					

Table 82. ADC Data Low Bits Register (ADCD_L)

ADCD_L—ADC Data Low Bits

These are the least significant two bits of the 10-bit ADC output. During a conversion, this value is invalid. These bits are undefined after a Reset.

Reserved

These bits are reserved and are always undefined.



- Power-on reset
- Voltage Brownout reset
- Asserting the $\overline{\text{RESET}}$ pin Low to initiate a Reset.
- Driving the DBG pin Low while the Z8F640x family device is in Stop mode initiates a System Reset.

OCD Data Format

The OCD interface uses the asynchronous data format defined for RS-232. Each character is transmitted as 1 Start bit, 8 data bits (least-significant bit first), and 1.5 Stop bits (Figure 89)

START	D0	D1	D2	D3	D4	D5	D6	D7	STOP
-------	----	----	----	----	----	----	----	----	------

Figure 89. OCD Data Format

OCD Auto-Baud Detector/Generator

To run over a range of baud rates (data bits per second) with various system clock frequencies, the On-Chip Debugger has an Auto-Baud Detector/Generator. After a reset, the OCD is idle until it receives data. The OCD requires that the first character sent from the host is the character 80H. The character 80H has eight continuous bits Low (one Start bit plus 7 data bits). The Auto-Baud Detector measures this period and sets the OCD Baud Rate Generator accordingly.

The Auto-Baud Detector/Generator is clocked by the Z8F640x family device system clock. The minimum baud rate is the system clock frequency divided by 512. For optimal operation, the maximum recommended baud rate is the system clock frequency divided by 8. The theoretical maximum baud rate is the system clock frequency divided by 4. This theoretical maximum is possible for low noise designs with clean signals. Table 92 lists minimum and recommended maximum baud rates for sample crystal frequencies.

System Clock Frequency (MHz)	Recommended Maximum Baud Rate (kbits/s)	Minimum Baud Rate (kbits/s)
20.0	2500	39.1
1.0	125.0	1.96
0.032768 (32KHz)	4.096	0.064

Table 92. OCD Baud-Rate Limits



ister. When the Watchpoint event occurs, the Z8F640x family device enters Debug mode and the DBGMODE bit in the OCDCTL register becomes 1.

Runtime Counter

The On-Chip Debugger contains a 16-bit Runtime Counter. It counts system clock cycles between Breakpoints. The counter starts counting when the On-Chip Debugger leaves Debug mode and stops counting when it enters Debug mode again or when it reaches the maximum count of FFFFH.

On-Chip Debugger Commands

The host communicates to the On-Chip Debugger by sending OCD commands using the DBG interface. During normal operation of the Z8F640x family device, only a subset of the OCD commands are available. In Debug mode, all OCD commands become available unless the user code and control registers are protected by programming the Read Protect Option Bit (RP). The Read Protect Option Bit prevents the code in memory from being read out of the Z8F640x family device. When this option is enabled, several of the OCD commands are disabled. Table 93 contains a summary of the On-Chip Debugger commands. Each OCD command is described in further detail in the bulleted list following Table 93. Table 93 indicates those commands that operate when the Z8F640x family device is not in Debug mode (normal operation) and those commands that are disabled by programming the Read Protect Option Bit.

Debug Command	Command Byte	Enabled when NOT in Debug mode?	Disabled by Read Protect Option Bit
Read OCD Revision	00H	Yes	-
Reserved	01H	-	-
Read OCD Status Register	02H	Yes	-
Read Runtime Counter	03H	-	-
Write OCD Control Register	04H	Yes	Cannot clear DBGMODE bit
Read OCD Control Register	05H	Yes	-
Write Program Counter	06H	-	Disabled
Read Program Counter	07H	-	Disabled
Write Register	08H	-	Only writes of the Flash Memory Control registers are allowed. Additionally, only the Mass Erase command is allowed to be written to the Flash Control register.
Read Register	09H	-	Disabled

Table 93. On-Chip Debugger Commands



zero). If the Z8F640x family device is not in Debug mode or if the Read Protect Option Bit is enabled, this command returns FFH for all the data values.

```
DEG <-- 09H
DEG <-- {4'h0,Register Address[11:8]
DEG <-- Register Address[7:0]
DEG <-- Size[7:0]
DEG --> 1-256 data bytes
```

• Write Program Memory (0AH)—The Write Program Memory command writes data to Program Memory. This command is equivalent to the LDC and LDCI instructions. Data can be written 1-65536 bytes at a time (65536 bytes can be written by setting size to zero). The on-chip Flash Controller must be written to and unlocked for the programming operation to occur. If the Flash Controller is not unlocked, the data is discarded. If the Z8F640x family device is not in Debug mode or if the Read Protect Option Bit is enabled, the data is discarded.

```
DBG <-- 0AH

DBG <-- Program Memory Address[15:8]

DBG <-- Program Memory Address[7:0]

DBG <-- Size[15:8]

DBG <-- Size[7:0]

DBG <-- 1-65536 data bytes
```

• **Read Program Memory (0BH)**—The Read Program Memory command reads data from Program Memory. This command is equivalent to the LDC and LDCI instructions. Data can be read 1-65536 bytes at a time (65536 bytes can be read by setting size to zero). If the Z8F640x family device is not in Debug mode or if the Read Protect Option Bit is enabled, this command returns FFH for the data.

```
DEG <-- 0BH
DEG <-- Program Memory Address[15:8]
DEG <-- Program Memory Address[7:0]
DEG <-- Size[15:8]
DEG <-- Size[7:0]
DEG --> 1-65536 data bytes
```

• Write Data Memory (0CH)—The Write Data Memory command writes data to Data Memory. This command is equivalent to the LDE and LDEI instructions. Data can be written 1-65536 bytes at a time (65536 bytes can be written by setting size to zero). If the Z8F640x family device is not in Debug mode or if the Read Protect Option Bit is enabled, the data is discarded.

```
DBG <-- 0CH
DBG <-- Data Memory Address[15:8]
DBG <-- Data Memory Address[7:0]
DBG <-- Size[15:8]
DBG <-- Size[7:0]
DBG <-- 1-65536 data bytes
```





Figure 90. Recommended Crystal Oscillator Configuration (20MHz operation)

Parameter	Value	Units	Comments
Frequency	20	MHz	
Resonance	Parallel		
Mode	Fundamental		
Series Resistance (R _S)	25	Ω	Maximum
Load Capacitance (CL)	20	pF	Maximum
Shunt Capacitance (C ₀)	7	pF	Maximum
Drive Level	1	mW	Maximum

Table 99. Recommended Crystal Oscillator Specifications (20MHz Operation)

ZiLOG

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those listed in Table 100 may cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, unused inputs must be tied to one of the supply voltages (V_{DD} or V_{SS}).

Table 100. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	-40	+105	С	
Storage temperature	-65	+150	С	
Voltage on any pin with respect to V _{SS}	-0.3	+5.5	V	1
Voltage on V_{DD} pin with respect to V_{SS}	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	μA	
Maximum output current from active output pin	-25	+25	mA	
80-Pin QFP Maximum Ratings at -40°C to 70°C				
Total power dissipation		550	mW	
Maximum current into V _{DD} or out of V _{SS}		150	mA	
80-Pin QFP Maximum Ratings at 70°C to 105°C				
Total power dissipation		200	mW	
Maximum current into V _{DD} or out of V _{SS}		56	mA	
68-Pin PLCC Maximum Ratings at -40°C to 70°C				
Total power dissipation		1000	mW	
Maximum current into V _{DD} or out of V _{SS}		275	mA	

Notes:

 This voltage applies to all pins except the following: V_{DD}, AV_{DD}, pins supporting analog input (Port B and Port H), RESET, and where noted otherwise.



Notation	Description	Operand	l Range				
b	Bit	b	b represents a value from 0 to 7 (000B to 111B).				
сс	Condition Code	_	See Condition Codes overview in the eZ8 CPU User Manual.				
DA	Direct Address	Addrs	Addrs. represents a number in the range of 0000H to FFFFH				
ER	Extended Addressing Register	Reg	Reg. represents a number in the range of 000H to FFFH				
IM	Immediate Data	#Data	Data is a number between 00H to FFH				
Ir	Indirect Working Register	@Rn	n = 0 - 15				
IR	Indirect Register	@Reg	Reg. represents a number in the range of 00H to FFH				
Irr	Indirect Working Register Pair	@RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14				
IRR	Indirect Register Pair	@Reg	Reg. represents an even number in the range 00H to FEH				
р	Polarity	р	Polarity is a single bit binary value of either 0B or 1B.				
r	Working Register	Rn	n = 0 - 15				
R	Register	Reg	Reg. represents a number in the range of 00H to FFH				
RA	Relative Address	Х	X represents an index in the range of $+127$ to -128 which is an offset relative to the address of the next instruction				
rr	Working Register Pair	RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14				
RR	Register Pair	Reg	Reg. represents an even number in the range of 00H to FEH				
Vector	Vector Address	Vector	Vector represents a number in the range of 00H to FFH				
X	Indexed	#Index	The register or register pair to be indexed is offset by the signed Index value (#Index) in a +127 to -128 range.				

Table 115. Notational Shorthand

Table 116 contains additional symbols that are used throughout the Instruction Summary and Instruction Set Description sections.



Agaomhly		Addres	Address Mode				Fl	Fotob	Instr			
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	v	D	H	Cycles	Cycles
LDX dst, src	$dst \leftarrow src$	r	ER	84	-	-	-	-	-	-	3	2
		Ir	ER	85	•						3	3
		R	IRR	86	•						3	4
		IR	IRR	87	•						3	5
		r	X(rr)	88	•						3	4
		X(rr)	r	89	•						3	4
		ER	r	94	•						3	2
		ER	Ir	95	•						3	3
		IRR	R	96	•						3	4
		IRR	IR	97	•						3	5
		ER	ER	E8	•						4	2
		ER	IM	E9	•						4	2
LEA dst, X(src)	$dst \leftarrow src + X$	r	X(r)	98	-	-	-	-	-	-	3	3
		rr	X(rr)	99	•						3	5
MULT dst	dst[15:0] ← dst[15:8] * dst[7:0]	RR		F4	-	-	-	-	-	-	2	8
NOP	No operation			0F	-	-	-	-	-	-	1	2
OR dst, src	$dst \leftarrow dst \text{ OR } src$	r	r	42	-	*	*	0	-	-	2	3
		r	Ir	43							2	4
		R	R	44							3	3
		R	IR	45	-						3	4
		R	IM	46							3	3
		IR	IM	47	•						3	4
ORX dst, src	$dst \leftarrow dst \text{ OR } src$	ER	ER	48	-	*	*	0	-	-	4	3
		ER	IM	49							4	3
Flags Notation:	* = Value is a function o - = Unaffected X = Undefined	of the resul	lt of the o	operation.		0 = 1 =	Res Set	et to to 1	0			

Table 126. eZ8 CPU Instruction Summary (Continued)





Figure 108 illustrates the 80-pin QFP (quad flat package) available for the Z8F4803 and Z8F6403 devices.

Figure 108. 80-Lead Quad-Flat Package (QFP)



SDA and SCL (IrDA) signals 111 second opcode map after 1FH 205 serial clock 101 serial peripheral interface (SPI) 99 set carry flag 188, 189 set register pointer 189 shift right arithmetic 191 shift right logical 191 signal descriptions 13 single assertion (pulse) interrupt sources 47 single-shot conversion (ADC) 133 SIO 5 slave data transfer formats (I2C) 114 slave select 102 software trap 190 source operand 185 SP 185 SPI architecture 99 baud rate generator 105 baud rate high and low byte register 110 clock phase 102 configured as slave 100 control register 107 control register definitions 106 data register 106 error detection 105 interrupts 105 mode fault error 105 mode register 109 multi-master operation 104 operation 100 overrun error 105 signals 101 single master, multiple slave system 100 single master, single slave system 99 status register 108 timing, PHASE = 0.103timing, PHASE=1 104 SPI controller signals 13 SPI mode (SPIMODE) 109 SPIBRH register 110 SPIBRL register 110 SPICTL register 107

SPIDATA register 106 SPIMODE register 109 SPISTAT register 108 SRA 191 src 185 SRL 191 **SRP 189** SS, SPI signal 101 stack pointer 185 status register, I2C 118 **STOP 189** stop mode 31, 189 stop mode recovery sources 29 using a GPIO port pin transition 30 using watch-dog timer time-out 29 **SUB 188** subtract 188 subtract - extended addressing 188 subtract with carry 188 subtract with carry - extended addressing 188 **SUBX 188 SWAP 191** swap nibbles 191 symbols, additional 185 system and short resets 26

Т

TCM 188 TCMX 188 technical support 213 test complement under mask 188 test under mask 188 timer signals 14 timers 5, 57 architecture 57 block diagram 58 capture mode 62, 71 compare mode 63, 71 compare mode 63, 71 continuous mode 59, 70 counter mode 60 counter modes 70