



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                           |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                  |
| Core Processor             | eZ8                                                                                                                                       |
| Core Size                  | 8-Bit                                                                                                                                     |
| Speed                      | 20MHz                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART                                                                                                   |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                |
| Number of I/O              | 60                                                                                                                                        |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                     |
| EEPROM Size                | -                                                                                                                                         |
| RAM Size                   | 4K x 8                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V                                                                                                                                 |
| Data Converters            | A/D 12x10b                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                  |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                        |
| Mounting Type              | Surface Mount                                                                                                                             |
| Package / Case             | 80-BQFP                                                                                                                                   |
| Supplier Device Package    | -                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/z8f6403ft020ec00tr">https://www.e-xfl.com/product-detail/zilog/z8f6403ft020ec00tr</a> |



|            |                                                                         |     |
|------------|-------------------------------------------------------------------------|-----|
| Figure 31. | Flash Controller Operation Flow Chart                                   | 140 |
| Figure 32. | On-Chip Debugger Block Diagram                                          | 151 |
| Figure 33. | Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface (1) | 152 |
| Figure 34. | Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface (2) | 153 |
| Figure 35. | OCD Data Format                                                         | 154 |
| Figure 36. | Recommended Crystal Oscillator Configuration (20MHz operation)          | 166 |
| Figure 37. | Nominal ICC Versus System Clock Frequency                               | 170 |
| Figure 38. | Nominal Halt Mode ICC Versus System Clock Frequency                     | 171 |
| Figure 39. | Port Input Sample Timing                                                | 176 |
| Figure 40. | GPIO Port Output Timing                                                 | 177 |
| Figure 41. | On-Chip Debugger Timing                                                 | 178 |
| Figure 42. | SPI Master Mode Timing                                                  | 179 |
| Figure 43. | SPI Slave Mode Timing                                                   | 180 |
| Figure 44. | I <sup>2</sup> C Timing                                                 | 181 |
| Figure 45. | Flags Register                                                          | 201 |
| Figure 46. | Opcode Map Cell Description                                             | 202 |
| Figure 47. | First Opcode Map                                                        | 204 |
| Figure 48. | Second Opcode Map after 1FH                                             | 205 |
| Figure 49. | 40-Lead Plastic Dual-Inline Package (PDIP)                              | 206 |
| Figure 50. | 44-Lead Low-Profile Quad Flat Package (LQFP)                            | 207 |
| Figure 51. | 44-Lead Plastic Lead Chip Carrier Package (PLCC)                        | 207 |
| Figure 52. | 64-Lead Low-Profile Quad Flat Package (LQFP)                            | 208 |
| Figure 53. | 68-Lead Plastic Lead Chip Carrier Package (PLCC)                        | 209 |
| Figure 54. | 80-Lead Quad-Flat Package (QFP)                                         | 210 |

Table 6. Register File Address Map (Continued)

| Address (Hex)      | Register Description  | Mnemonic | Reset (Hex) | Page # |
|--------------------|-----------------------|----------|-------------|--------|
| FCE                | Interrupt Port Select | IRQPS    | 00          | 55     |
| FCF                | Interrupt Control     | IRQCTL   | 00          | 56     |
| <b>GPIO Port A</b> |                       |          |             |        |
| FD0                | Port A Address        | PAADDR   | 00          | 37     |
| FD1                | Port A Control        | PACTL    | 00          | 38     |
| FD2                | Port A Input Data     | PAIN     | XX          | 42     |
| FD3                | Port A Output Data    | PAOUT    | 00          | 43     |
| <b>GPIO Port B</b> |                       |          |             |        |
| FD4                | Port B Address        | PBADDR   | 00          | 37     |
| FD5                | Port B Control        | PBCTL    | 00          | 38     |
| FD6                | Port B Input Data     | PBIN     | XX          | 42     |
| FD7                | Port B Output Data    | PBOUT    | 00          | 43     |
| <b>GPIO Port C</b> |                       |          |             |        |
| FD8                | Port C Address        | PCADDR   | 00          | 37     |
| FD9                | Port C Control        | PCCTL    | 00          | 38     |
| FDA                | Port C Input Data     | PCIN     | XX          | 42     |
| FDB                | Port C Output Data    | PCOUT    | 00          | 43     |
| <b>GPIO Port D</b> |                       |          |             |        |
| FDC                | Port D Address        | PDADDR   | 00          | 37     |
| FDD                | Port D Control        | PDCTL    | 00          | 38     |
| FDE                | Port D Input Data     | PDIN     | XX          | 42     |
| FDF                | Port D Output Data    | PDOUT    | 00          | 43     |
| <b>GPIO Port E</b> |                       |          |             |        |
| FE0                | Port E Address        | PEADDR   | 00          | 37     |
| FE1                | Port E Control        | PECTL    | 00          | 38     |
| FE2                | Port E Input Data     | PEIN     | XX          | 42     |
| FE3                | Port E Output Data    | PEOUT    | 00          | 43     |
| <b>GPIO Port F</b> |                       |          |             |        |
| FE4                | Port F Address        | PFADDR   | 00          | 37     |
| FE5                | Port F Control        | PFCTL    | 00          | 38     |
| FE6                | Port F Input Data     | PFIN     | XX          | 42     |
| FE7                | Port F Output Data    | PFOUT    | 00          | 43     |
| <b>GPIO Port G</b> |                       |          |             |        |
| FE8                | Port G Address        | PGADDR   | 00          | 37     |
| FE9                | Port G Control        | PGCTL    | 00          | 38     |
| FEA                | Port G Input Data     | PGIN     | XX          | 42     |
| FEB                | Port G Output Data    | PGOUT    | 00          | 43     |
| <b>GPIO Port H</b> |                       |          |             |        |
| FEC                | Port H Address        | PHADDR   | 00          | 37     |
| XX=Undefined       |                       |          |             |        |

## Power-On Reset

The Z8F640x family products contain an internal Power-On Reset (POR) circuit. The POR circuit monitors the supply voltage and holds the device in the Reset state until the supply voltage reaches a safe operating level. After the supply voltage exceeds the POR voltage threshold ( $V_{POR}$ ), the POR Counter is enabled and counts 514 cycles of the Watch-Dog Timer oscillator. After the POR counter times out, the XTAL Counter is enabled to count a total of 16 system clock pulses. The Z8F640x family device is held in the Reset state until both the POR Counter and XTAL counter have timed out. After the device exits the Power-On Reset state, the eZ8 CPU fetches the Reset vector. Following Power-On Reset, the POR status bit in the Watch-Dog Timer Control (WDTCTL) register is set to 1.

Figure 62 illustrates Power-On Reset operation. Refer to the **Electrical Characteristics** chapter for the POR threshold voltage ( $V_{POR}$ ).




Figure 62. Power-On Reset Operation (not to scale)

## Voltage Brown-Out Reset


The devices in the Z8F640x family provide low Voltage Brown-Out (VBO) protection. The VBO circuit senses when the supply voltage drops to an unsafe level (below the VBO

**Table 10. Port Availability by Device and Package Type (Continued)**

| Device  | Packages       | Port A | Port B | Port C | Port D | Port E | Port F | Port G | Port H |
|---------|----------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Z8F6401 | 44-pin         | [7:0]  | [7:0]  | [7:0]  | [6:0]  | -      | -      | -      | -      |
| Z8F6402 | 64- and 68-pin | [7:0]  | [7:0]  | [7:0]  | [7:0]  | [7:0]  | [7]    | [3]    | [3:0]  |
| Z8F6403 | 80-pin         | [7:0]  | [7:0]  | [7:0]  | [7:0]  | [7:0]  | [7:0]  | [7:0]  | [3:0]  |

## Architecture

Figure 64 illustrates a simplified block diagram of a GPIO port pin. In this figure, the ability to accommodate alternate functions and variable port current drive strength are not illustrated.



**Figure 64. GPIO Port Pin Block Diagram**

## GPIO Alternate Functions

Many of the GPIO port pins can be used as both general-purpose I/O and to provide access to on-chip peripheral functions such as the timers and serial communication devices. The Port A-H Alternate Function sub-registers configure these pins for either general-purpose I/O or alternate function operation. When a pin is configured for alternate function, control

**Table 12. GPIO Port Registers and Sub-Registers**

| Port Register Mnemonic     | Port Register Name                                              |
|----------------------------|-----------------------------------------------------------------|
| PxADDR                     | Port A-H Address Register<br>(Selects sub-registers)            |
| PxCTL                      | Port A-H Control Register<br>(Provides access to sub-registers) |
| PxIN                       | Port A-H Input Data Register                                    |
| PxOUT                      | Port A-H Output Data Register                                   |
| Port Sub-Register Mnemonic | Port Register Name                                              |
| PxDD                       | Data Direction                                                  |
| PxAF                       | Alternate Function                                              |
| PxOC                       | Output Control (Open-Drain)                                     |
| PxHDE                      | High Drive Enable                                               |
| PxSMRE                     | STOP Mode Recovery Source<br>Enable                             |

## Port A-H Address Registers

The Port A-H Address registers select the GPIO Port functionality accessible through the Port A-H Control registers. The Port A-H Address and Control registers combine to provide access to all GPIO Port control (Table 13).

**Table 13. Port A-H GPIO Address Registers (PxADDR)**

| BITS  | 7                                              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------------------------------------------|---|---|---|---|---|---|---|
| FIELD | PADDR[7:0]                                     |   |   |   |   |   |   |   |
| RESET | 00H                                            |   |   |   |   |   |   |   |
| R/W   | R/W                                            |   |   |   |   |   |   |   |
| ADDR  | FD0H, FD4H, FD8H, FDCH, FE0H, FE4H, FE8H, FECH |   |   |   |   |   |   |   |

Table 22. Interrupt Vectors in Order of Priority

| Priority | Program Memory Vector Address | Interrupt Source                                       | Interrupt Assertion Type |
|----------|-------------------------------|--------------------------------------------------------|--------------------------|
| Highest  | 0002h                         | Reset (not an interrupt)                               | Not applicable           |
|          | 0004h                         | Watch-Dog Timer                                        | Continuous assertion     |
|          | 0006h                         | Illegal Instruction Trap (not an interrupt)            | Not applicable           |
|          | 0008h                         | Timer 2                                                | Single assertion (pulse) |
|          | 000Ah                         | Timer 1                                                | Single assertion (pulse) |
|          | 000Ch                         | Timer 0                                                | Single assertion (pulse) |
|          | 000Eh                         | UART 0 receiver                                        | Continuous assertion     |
|          | 0010h                         | UART 0 transmitter                                     | Continuous assertion     |
|          | 0012h                         | I <sup>2</sup> C                                       | Continuous assertion     |
|          | 0014h                         | SPI                                                    | Continuous assertion     |
|          | 0016h                         | ADC                                                    | Single assertion (pulse) |
|          | 0018h                         | Port A7 or Port D7, rising or falling input edge       | Single assertion (pulse) |
|          | 001Ah                         | Port A6 or Port D6, rising or falling input edge       | Single assertion (pulse) |
|          | 001Ch                         | Port A5 or Port D5, rising or falling input edge       | Single assertion (pulse) |
|          | 001Eh                         | Port A4 or Port D4, rising or falling input edge       | Single assertion (pulse) |
|          | 0020h                         | Port A3 or Port D3, rising or falling input edge       | Single assertion (pulse) |
|          | 0022h                         | Port A2 or Port D2, rising or falling input edge       | Single assertion (pulse) |
|          | 0024h                         | Port A1 or Port D1, rising or falling input edge       | Single assertion (pulse) |
|          | 0026h                         | Port A0 or Port D0, rising or falling input edge       | Single assertion (pulse) |
|          | 0028h                         | Timer 3 ( <i>not available in 40/44-pin packages</i> ) | Single assertion (pulse) |
|          | 002Ah                         | UART 1 receiver                                        | Continuous assertion     |
|          | 002Ch                         | UART 1 transmitter                                     | Continuous assertion     |
|          | 002Eh                         | DMA                                                    | Single assertion (pulse) |
|          | 0030h                         | Port C3, both input edges                              | Single assertion (pulse) |
|          | 0032h                         | Port C2, both input edges                              | Single assertion (pulse) |
|          | 0034h                         | Port C1, both input edges                              | Single assertion (pulse) |
|          | 0036h                         | Port C0, both input edges                              | Single assertion (pulse) |
| Lowest   | 0036h                         | Port C0, both input edges                              | Single assertion (pulse) |



If the Timer reaches FFFFH, the timer rolls over to 0000H and continue counting.

The steps for configuring a timer for Compare mode and initiating the count are as follows:

1. Write to the Timer Control register to:
  - Disable the timer
  - Configure the timer for Compare mode.
  - Set the prescale value.
  - Set the initial logic level (High or Low) for the Timer Output alternate function, if desired.
2. Write to the Timer High and Low Byte registers to set the starting count value.
3. Write to the Timer Reload High and Low Byte registers to set the Compare value.
4. If desired, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
6. Write to the Timer Control register to enable the timer and initiate counting.

In Compare mode, the system clock always provides the timer input. The Compare time is given by the following equation:

$$\text{Compare Mode Time (s)} = \frac{(\text{Compare Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

### Gated Mode

In Gated mode, the timer counts only when the Timer Input signal is in its active state (asserted), as determined by the TPOL bit in the Timer Control register. When the Timer Input signal is asserted, counting begins. A timer interrupt is generated when the Timer Input signal is deasserted or a timer reload occurs. To determine if a Timer Input signal deassertion generated the interrupt, read the associated GPIO input value and compare to the value stored in the TPOL bit.

The timer counts up to the 16-bit Reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. When reaching the Reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes (assuming the Timer Input signal is still asserted). Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer reset.

The steps for configuring a timer for Gated mode and initiating the count are as follows:

1. Write to the Timer Control register to:
  - Disable the timer



mode. Refer to the **Reset and Stop Mode Recovery** chapter for more information on STOP Mode Recovery.

If interrupts are enabled, following completion of the Stop Mode Recovery the eZ8 CPU responds to the interrupt request by fetching the Watch-Dog Timer interrupt vector and executing code from the vector address.

### WDT Reset in Normal Operation

If configured to generate a Reset when a time-out occurs, the Watch-Dog Timer forces the Z8F640x family device into the Short Reset state. The WDT status bit in the Watch-Dog Timer Control register is set to 1. Refer to the **Reset and Stop Mode Recovery** chapter for more information on Short Reset.

### WDT Reset in Stop Mode

If configured to generate a Reset when a time-out occurs and the Z8F640x family device is in STOP mode, the Watch-Dog Timer initiates a Stop Mode Recovery. Both the WDT status bit and the STOP bit in the Watch-Dog Timer Control register are set to 1 following WDT time-out in STOP mode. Refer to the **Reset and Stop Mode Recovery** chapter for more information.

## Watch-Dog Timer Reload Unlock Sequence

Writing the unlock sequence to the Watch-Dog Timer Control register (WDTCTL) unlocks the three Watch-Dog Timer Reload Byte registers (WDTU, WDTL, and WDTL) to allow changes to the time-out period. These write operations to the WDTCTL register address produce no effect on the bits in the WDTCTL register. The locking mechanism prevents spurious writes to the Reload registers. The follow sequence is required to unlock the Watch-Dog Timer Reload Byte registers (WDTU, WDTL, and WDTL) for write access.

1. Write 55H to the Watch-Dog Timer Control register (WDTCTL)
2. Write AAH to the Watch-Dog Timer Control register (WDTCTL)
3. Write the Watch-Dog Timer Reload Upper Byte register (WDTU)
4. Write the Watch-Dog Timer Reload High Byte register (WDTL)
5. Write the Watch-Dog Timer Reload Low Byte register (WDTL)

All three Watch-Dog Timer Reload registers must be written in the order just listed. There must be no other register writes between each of these operations. If a register write occurs, the lock state machine resets and no further writes can occur, unless the sequence is restarted. The value in the Watch-Dog Timer Reload registers is loaded into the counter when the Watch-Dog Timer is first enabled and every time a WDT instruction is executed.

**Table 57. UARTx Baud Rate Low Byte Register (UxBRL)**

| <b>BITS</b>  | <b>7</b>      | <b>6</b> | <b>5</b> | <b>4</b> | <b>3</b> | <b>2</b> | <b>1</b> | <b>0</b> |
|--------------|---------------|----------|----------|----------|----------|----------|----------|----------|
| <b>FIELD</b> | BRL           |          |          |          |          |          |          |          |
| <b>RESET</b> | 1             | 1        | 1        | 1        | 1        | 1        | 1        | 1        |
| <b>R/W</b>   | R/W           | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/w      |
| <b>ADDR</b>  | F47H and F4FH |          |          |          |          |          |          |          |

The UART data rate is calculated using the following equation:

$$\text{UART Baud Rate (bits/s)} = \frac{\text{System Clock Frequency (Hz)}}{16 \times \text{UART Baud Rate Divisor Value}}$$

For a given UART data rate, the integer baud rate divisor value is calculated using the following equation:

$$\text{UART Baud Rate Divisor Value (BRG)} = \text{Round}\left(\frac{\text{System Clock Frequency (Hz)}}{16 \times \text{UART Data Rate (bits/s)}}\right)$$

The baud rate error relative to the desired baud rate is calculated using the following equation:

$$\text{UART Baud Rate Error (\%)} = 100 \times \left( \frac{\text{Actual Data Rate} - \text{Desired Data Rate}}{\text{Desired Data Rate}} \right)$$

For reliable communication, the UART baud rate error must never exceed 5 percent.

Table 58 provides information on data rate errors for popular baud rates and commonly used crystal oscillator frequencies.



**Table 58. UART Baud Rates**

**20.0 MHz System Clock**

| Desired Rate | BRG Divisor | Actual Rate | Error |
|--------------|-------------|-------------|-------|
| (kHz)        | (Decimal)   | (kHz)       | (%)   |
| 1250.0       | 1           | 1250.0      | 0.00  |
| 625.0        | 2           | 625.0       | 0.00  |
| 250.0        | 5           | 250.0       | 0.00  |
| 115.2        | 11          | 113.6       | -1.36 |
| 57.6         | 22          | 56.8        | -1.36 |
| 38.4         | 33          | 37.9        | -1.36 |
| 19.2         | 65          | 19.2        | 0.16  |
| 9.60         | 130         | 9.62        | 0.16  |
| 4.80         | 260         | 4.81        | 0.16  |
| 2.40         | 521         | 2.40        | -0.03 |
| 1.20         | 1042        | 1.20        | -0.03 |
| 0.60         | 2083        | 0.60        | 0.02  |
| 0.30         | 4167        | 0.30        | -0.01 |

**18.432 MHz System Clock**

| Desired Rate | BRG Divisor | Actual Rate | Error  |
|--------------|-------------|-------------|--------|
| (kHz)        | (Decimal)   | (kHz)       | (%)    |
| 1250.0       | 1           | 1152.0      | -7.84% |
| 625.0        | 2           | 576.0       | -7.84% |
| 250.0        | 5           | 230.4       | -7.84% |
| 115.2        | 10          | 115.2       | 0.00   |
| 57.6         | 20          | 57.6        | 0.00   |
| 38.4         | 30          | 38.4        | 0.00   |
| 19.2         | 60          | 19.2        | 0.00   |
| 9.60         | 120         | 9.60        | 0.00   |
| 4.80         | 240         | 4.80        | 0.00   |
| 2.40         | 480         | 2.40        | 0.00   |
| 1.20         | 960         | 1.20        | 0.00   |
| 0.60         | 1920        | 0.60        | 0.00   |
| 0.30         | 3840        | 0.30        | 0.00   |

**16.667 MHz System Clock**

| Desired Rate | BRG Divisor | Actual Rate | Error  |
|--------------|-------------|-------------|--------|
| (kHz)        | (Decimal)   | (kHz)       | (%)    |
| 1250.0       | 1           | 1041.69     | -16.67 |
| 625.0        | 2           | 520.8       | -16.67 |
| 250.0        | 4           | 260.4       | 4.17   |
| 115.2        | 9           | 115.7       | 0.47   |
| 57.6         | 18          | 57.87       | 0.47   |
| 38.4         | 27          | 38.6        | 0.47   |
| 19.2         | 54          | 19.3        | 0.47   |
| 9.60         | 109         | 9.56        | -0.45  |
| 4.80         | 217         | 4.80        | -0.83  |
| 2.40         | 434         | 2.40        | 0.01   |
| 1.20         | 868         | 1.20        | 0.01   |
| 0.60         | 1736        | 0.60        | 0.01   |
| 0.30         | 3472        | 0.30        | 0.01   |

**11.0592 MHz System Clock**

| Desired Rate | BRG Divisor | Actual Rate | Error |
|--------------|-------------|-------------|-------|
| (kHz)        | (Decimal)   | (kHz)       | (%)   |
| 1250.0       | N/A         | N/A         | N/A   |
| 625.0        | 1           | 691.2       | 10.59 |
| 250.0        | 3           | 230.4       | -7.84 |
| 115.2        | 6           | 115.2       | 0.00  |
| 57.6         | 12          | 57.6        | 0.00  |
| 38.4         | 18          | 38.4        | 0.00  |
| 19.2         | 36          | 19.2        | 0.00  |
| 9.60         | 72          | 9.60        | 0.00  |
| 4.80         | 144         | 4.80        | 0.00  |
| 2.40         | 288         | 2.40        | 0.00  |
| 1.20         | 576         | 1.20        | 0.00  |
| 0.60         | 1152        | 0.60        | 0.00  |
| 0.30         | 2304        | 0.30        | 0.00  |



SPIEN—SPI Enable  
0 = SPI disabled.  
1 = SPI enabled.

## SPI Status Register

The SPI Status register indicates the current state of the SPI.

**Table 62. SPI Status Register (SPISTAT)**

| BITS                                                 | 7    | 6    | 5    | 4        | 3 | 2 | 1    | 0    |
|------------------------------------------------------|------|------|------|----------|---|---|------|------|
| FIELD                                                | IRQ  | OVR  | COL  | Reserved |   |   | TXST | SLAS |
| RESET                                                | 0    | 0    | 0    | 0        |   |   | 0    | 1    |
| R/W                                                  | R/W* | R/W* | R/W* | R        |   |   | R    | R    |
| ADDR                                                 | F62H |      |      |          |   |   |      |      |
| R/W* = Read access. Write a 1 to clear the bit to 0. |      |      |      |          |   |   |      |      |

IRQ—Interrupt Request  
0 = No SPI interrupt request pending.  
1 = SPI interrupt request is pending.

OVR—Overflow  
0 = An overflow error has not occurred.  
1 = An overflow error has been detected.

COL—Collision  
0 = A multi-master collision (mode fault) has not occurred.  
1 = A multi-master collision (mode fault) has been detected.

Reserved  
These bits are reserved and must be 0.

TXST—Transmit Status  
0 = No data transmission currently in progress.  
1 = Data transmission currently in progress.

SLAS—Slave Select  
If SPI enabled as a Slave,  
0 =  $\overline{SS}$  input pin is asserted (Low)  
1 =  $\overline{SS}$  input is not asserted (High).  
If SPI enabled as a Master, this bit is not applicable.



received a byte of data. When active, this bit causes the I<sup>2</sup>C Controller to generate an interrupt. This bit is cleared by reading the I<sup>2</sup>C Data register.

**ACK—Acknowledge**

This bit indicates the status of the Acknowledge for the last byte transmitted or received. When set, this bit indicates that an Acknowledge was received for the last byte transmitted or received.

**10B—10-Bit Address**

This bit indicates whether a 10- or 7-bit address is being transmitted. After the START bit is set, if the five most-significant bits of the address are 11110B, this bit is set. When set, it is reset once the first byte of the address has been sent.

**RD—Read**

This bit indicates the direction of transfer of the data. It is active high during a read. The status of this bit is determined by the least-significant bit of the I<sup>2</sup>C Shift register after the START bit is set.

**TAS—Transmit Address State**

This bit is active high while the address is being shifted out of the I<sup>2</sup>C Shift register.

**DSS—Data Shift State**

This bit is active high while data is being transmitted to or from the I<sup>2</sup>C Shift register.

**NCKI—NACK Interrupt**

This bit is set high when a Not Acknowledge condition is received or sent and neither the START nor the STOP bit is active. When set, this bit generates an interrupt that can only be cleared by setting the START or STOP bit, allowing the user to specify whether he wants to perform a STOP or a repeated START.

## I<sup>2</sup>C Control Register

The I<sup>2</sup>C Control register enables the I<sup>2</sup>C operation.

**Table 68. I<sup>2</sup>C Control Register (I2CCTL)**

| <b>BITS</b>  | <b>7</b> | <b>6</b> | <b>5</b> | <b>4</b> | <b>3</b> | <b>2</b> | <b>1</b> | <b>0</b> |
|--------------|----------|----------|----------|----------|----------|----------|----------|----------|
| <b>FIELD</b> | IEN      | START    | STOP     | BIRQ     | TXI      | NAK      | FLUSH    | FILTEN   |
| <b>RESET</b> | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| <b>R/W</b>   | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      |
| <b>ADDR</b>  | F52H     |          |          |          |          |          |          |          |

**IEN—I<sup>2</sup>C Enable**

This bit enables the I<sup>2</sup>C transmitter and receiver.

**Table 123. Logical Instructions**

| Mnemonic | Operands | Instruction                                    |
|----------|----------|------------------------------------------------|
| AND      | dst, src | Logical AND                                    |
| ANDX     | dst, src | Logical AND using Extended Addressing          |
| COM      | dst      | Complement                                     |
| OR       | dst, src | Logical OR                                     |
| ORX      | dst, src | Logical OR using Extended Addressing           |
| XOR      | dst, src | Logical Exclusive OR                           |
| XORX     | dst, src | Logical Exclusive OR using Extended Addressing |

**Table 124. Program Control Instructions**

| Mnemonic | Operands        | Instruction                   |
|----------|-----------------|-------------------------------|
| BRK      | —               | On-Chip Debugger Break        |
| BTJ      | p, bit, src, DA | Bit Test and Jump             |
| BTJNZ    | bit, src, DA    | Bit Test and Jump if Non-Zero |
| BTJZ     | bit, src, DA    | Bit Test and Jump if Zero     |
| CALL     | dst             | Call Procedure                |
| DJNZ     | dst, src, RA    | Decrement and Jump Non-Zero   |
| IRET     | —               | Interrupt Return              |
| JP       | dst             | Jump                          |
| JP cc    | dst             | Jump Conditional              |
| JR       | DA              | Jump Relative                 |
| JR cc    | DA              | Jump Relative Conditional     |
| RET      | —               | Return                        |
| TRAP     | vector          | Software Trap                 |



Table 126. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic  | Symbolic Operation                                                                         | Address Mode |     | Opcode(s)<br>(Hex) | Flags                          |   |   |   |   |   | Fetch<br>Cycles | Instr.<br>Cycles |
|--------------------|--------------------------------------------------------------------------------------------|--------------|-----|--------------------|--------------------------------|---|---|---|---|---|-----------------|------------------|
|                    |                                                                                            | dst          | src |                    | C                              | Z | S | V | D | H |                 |                  |
| BTJZ bit, src, dst | if src[bit] = 0                                                                            |              | r   | F6                 | -                              | - | - | - | - | - | 3               | 3                |
|                    | PC ← PC + X                                                                                |              | Ir  | F7                 |                                |   |   |   |   |   | 3               | 4                |
| CALL dst           | SP ← SP -2                                                                                 | IRR          |     | D4                 | -                              | - | - | - | - | - | 2               | 6                |
|                    | @SP ← PC<br>PC ← dst                                                                       | DA           |     | D6                 |                                |   |   |   |   |   | 3               | 3                |
| CCF                | C ← ~C                                                                                     |              |     | EF                 | *                              | - | - | - | - | - | 1               | 2                |
| CLR dst            | dst ← 00H                                                                                  | R            |     | B0                 | -                              | - | - | - | - | - | 2               | 2                |
|                    |                                                                                            | IR           |     | B1                 |                                |   |   |   |   |   | 2               | 3                |
| COM dst            | dst ← ~dst                                                                                 | R            |     | 60                 | -                              | * | * | 0 | - | - | 2               | 2                |
|                    |                                                                                            | IR           |     | 61                 |                                |   |   |   |   |   | 2               | 3                |
| CP dst, src        | dst - src                                                                                  | r            | r   | A2                 | *                              | * | * | * | - | - | 2               | 3                |
|                    |                                                                                            | r            | Ir  | A3                 |                                |   |   |   |   |   | 2               | 4                |
|                    |                                                                                            | R            | R   | A4                 |                                |   |   |   |   |   | 3               | 3                |
|                    |                                                                                            | R            | IR  | A5                 |                                |   |   |   |   |   | 3               | 4                |
|                    |                                                                                            | R            | IM  | A6                 |                                |   |   |   |   |   | 3               | 3                |
|                    |                                                                                            | IR           | IM  | A7                 |                                |   |   |   |   |   | 3               | 4                |
| CPC dst, src       | dst - src - C                                                                              | r            | r   | 1F A2              | *                              | * | * | * | - | - | 3               | 3                |
|                    |                                                                                            | r            | Ir  | 1F A3              |                                |   |   |   |   |   | 3               | 4                |
|                    |                                                                                            | R            | R   | 1F A4              |                                |   |   |   |   |   | 4               | 3                |
|                    |                                                                                            | R            | IR  | 1F A5              |                                |   |   |   |   |   | 4               | 4                |
|                    |                                                                                            | R            | IM  | 1F A6              |                                |   |   |   |   |   | 4               | 3                |
|                    |                                                                                            | IR           | IM  | 1F A7              |                                |   |   |   |   |   | 4               | 4                |
| CPCX dst, src      | dst - src - C                                                                              | ER           | ER  | 1F A8              | *                              | * | * | * | - | - | 5               | 3                |
|                    |                                                                                            | ER           | IM  | 1F A9              |                                |   |   |   |   |   | 5               | 3                |
| CPX dst, src       | dst - src                                                                                  | ER           | ER  | A8                 | *                              | * | * | * | - | - | 4               | 3                |
|                    |                                                                                            | ER           | IM  | A9                 |                                |   |   |   |   |   | 4               | 3                |
| Flags Notation:    | * = Value is a function of the result of the operation.<br>- = Unaffected<br>X = Undefined |              |     |                    | 0 = Reset to 0<br>1 = Set to 1 |   |   |   |   |   |                 |                  |



Table 126. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation                                                                         | Address Mode |     | Opcode(s)<br>(Hex) | Flags                          |   |   |   |   |   | Fetch<br>Cycles | Instr.<br>Cycles |
|-------------------|--------------------------------------------------------------------------------------------|--------------|-----|--------------------|--------------------------------|---|---|---|---|---|-----------------|------------------|
|                   |                                                                                            | dst          | src |                    | C                              | Z | S | V | D | H |                 |                  |
| DA dst            | dst ← DA(dst)                                                                              | R            |     | 40                 | *                              | * | * | X | - | - | 2               | 2                |
|                   |                                                                                            | IR           |     | 41                 |                                |   |   |   |   |   | 2               | 3                |
| DEC dst           | dst ← dst - 1                                                                              | R            |     | 30                 | -                              | * | * | * | - | - | 2               | 2                |
|                   |                                                                                            | IR           |     | 31                 |                                |   |   |   |   |   | 2               | 3                |
| DECW dst          | dst ← dst - 1                                                                              | RR           |     | 80                 | -                              | * | * | * | - | - | 2               | 5                |
|                   |                                                                                            | IRR          |     | 81                 |                                |   |   |   |   |   | 2               | 6                |
| DI                | IRQCTL[7] ← 0                                                                              |              |     | 8F                 | -                              | - | - | - | - | - | 1               | 2                |
| DJNZ dst, RA      | dst ← dst - 1<br>if dst ≠ 0<br>PC ← PC + X                                                 | r            |     | 0A-FA              | -                              | - | - | - | - | - | 2               | 3                |
| EI                | IRQCTL[7] ← 1                                                                              |              |     | 9F                 | -                              | - | - | - | - | - | 1               | 2                |
| HALT              | Halt Mode                                                                                  |              |     | 7F                 | -                              | - | - | - | - | - | 1               | 2                |
| INC dst           | dst ← dst + 1                                                                              | R            |     | 20                 | -                              | * | * | * | - | - | 2               | 2                |
|                   |                                                                                            | IR           |     | 21                 |                                |   |   |   |   |   | 2               | 3                |
|                   |                                                                                            | r            |     | 0E-FE              |                                |   |   |   |   |   | 1               | 2                |
| INCW dst          | dst ← dst + 1                                                                              | RR           |     | A0                 | -                              | * | * | * | - | - | 2               | 5                |
|                   |                                                                                            | IRR          |     | A1                 |                                |   |   |   |   |   | 2               | 6                |
| IRET              | FLAGS ← @SP<br>SP ← SP + 1<br>PC ← @SP<br>SP ← SP + 2<br>IRQCTL[7] ← 1                     |              |     | BF                 | *                              | * | * | * | * | * | 1               | 5                |
| JP dst            | PC ← dst                                                                                   | DA           |     | 8D                 | -                              | - | - | - | - | - | 3               | 2                |
|                   |                                                                                            | IRR          |     | C4                 |                                |   |   |   |   |   | 2               | 3                |
| JP cc, dst        | if cc is true<br>PC ← dst                                                                  | DA           |     | 0D-FD              | -                              | - | - | - | - | - | 3               | 2                |
| JR dst            | PC ← PC + X                                                                                | DA           |     | 8B                 | -                              | - | - | - | - | - | 2               | 2                |
| JR cc, dst        | if cc is true<br>PC ← PC + X                                                               | DA           |     | 0B-FB              | -                              | - | - | - | - | - | 2               | 2                |
| Flags Notation:   | * = Value is a function of the result of the operation.<br>- = Unaffected<br>X = Undefined |              |     |                    | 0 = Reset to 0<br>1 = Set to 1 |   |   |   |   |   |                 |                  |



Table 126. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation                                      | Address Mode |       | Opcode(s)<br>(Hex) | Flags          |   |   |   |   |   | Fetch Cycles | Instr. Cycles |
|-------------------|---------------------------------------------------------|--------------|-------|--------------------|----------------|---|---|---|---|---|--------------|---------------|
|                   |                                                         | dst          | src   |                    | C              | Z | S | V | D | H |              |               |
| LDX dst, src      | dst ← src                                               | r            | ER    | 84                 | -              | - | - | - | - | - | 3            | 2             |
|                   |                                                         | Ir           | ER    | 85                 |                |   |   |   |   |   | 3            | 3             |
|                   |                                                         | R            | IRR   | 86                 |                |   |   |   |   |   | 3            | 4             |
|                   |                                                         | IR           | IRR   | 87                 |                |   |   |   |   |   | 3            | 5             |
|                   |                                                         | r            | X(rr) | 88                 |                |   |   |   |   |   | 3            | 4             |
|                   |                                                         | X(rr)        | r     | 89                 |                |   |   |   |   |   | 3            | 4             |
|                   |                                                         | ER           | r     | 94                 |                |   |   |   |   |   | 3            | 2             |
|                   |                                                         | ER           | Ir    | 95                 |                |   |   |   |   |   | 3            | 3             |
|                   |                                                         | IRR          | R     | 96                 |                |   |   |   |   |   | 3            | 4             |
|                   |                                                         | IRR          | IR    | 97                 |                |   |   |   |   |   | 3            | 5             |
|                   |                                                         | ER           | ER    | E8                 |                |   |   |   |   |   | 4            | 2             |
|                   |                                                         | ER           | IM    | E9                 |                |   |   |   |   |   | 4            | 2             |
| LEA dst, X(src)   | dst ← src + X                                           | r            | X(r)  | 98                 | -              | - | - | - | - | - | 3            | 3             |
|                   |                                                         | rr           | X(rr) | 99                 |                |   |   |   |   |   | 3            | 5             |
| MULT dst          | dst[15:0] ←<br>dst[15:8] * dst[7:0]                     | RR           |       | F4                 | -              | - | - | - | - | - | 2            | 8             |
| NOP               | No operation                                            |              |       | 0F                 | -              | - | - | - | - | - | 1            | 2             |
| OR dst, src       | dst ← dst OR src                                        | r            | r     | 42                 | -              | * | * | 0 | - | - | 2            | 3             |
|                   |                                                         | r            | Ir    | 43                 |                |   |   |   |   |   | 2            | 4             |
|                   |                                                         | R            | R     | 44                 |                |   |   |   |   |   | 3            | 3             |
|                   |                                                         | R            | IR    | 45                 |                |   |   |   |   |   | 3            | 4             |
|                   |                                                         | R            | IM    | 46                 |                |   |   |   |   |   | 3            | 3             |
|                   |                                                         | IR           | IM    | 47                 |                |   |   |   |   |   | 3            | 4             |
| ORX dst, src      | dst ← dst OR src                                        | ER           | ER    | 48                 | -              | * | * | 0 | - | - | 4            | 3             |
|                   |                                                         | ER           | IM    | 49                 |                |   |   |   |   |   | 4            | 3             |
| Flags Notation:   | * = Value is a function of the result of the operation. |              |       |                    | 0 = Reset to 0 |   |   |   |   |   |              |               |
|                   | - = Unaffected                                          |              |       |                    | 1 = Set to 1   |   |   |   |   |   |              |               |
|                   | X = Undefined                                           |              |       |                    |                |   |   |   |   |   |              |               |

Figure 105 illustrates the 64-pin LQFP (low-profile quad flat package) available for the Z8F1602, Z8F2402, Z8F3202, Z8F4802, and Z8F6402 devices.




Figure 106. 64-Lead Low-Profile Quad Flat Package (LQFP)



### Problem Description or Suggestion

Provide a complete description of the problem or your suggestion. If you are reporting a specific problem, include all steps leading up to the occurrence of the problem. Attach additional pages as necessary.

---

---

---

---

---

---

---

---

---

---

---



- logical exclusive OR/extended addressing 190
- logical instructions 190
- logical OR 190
- logical OR/extended addressing 190
- low power modes 31
- LQFP
  - 44 lead 207
  - 64 lead 208

## M

- master interrupt enable 46
- master-in, slave-out and-in 101
- memory
  - data 19
  - program 18
- MISO 101
- mode
  - capture 71
  - capture/compare 71
  - continuous 70
  - counter 70
  - gated 71
  - one-shot 70
  - PWM 70
- modes 71
- MOSI 101
- MULT 187
- multiply 187
- multiprocessor mode, UART 84

## N

- NOP (no operation) 189
- not acknowledge interrupt 112
- notation
  - b 184
  - cc 184
  - DA 184
  - ER 184
  - IM 184
  - IR 184
  - Ir 184
  - IRR 184

- Irr 184
- p 184
- R 184
- r 184
- RA 184
- RR 184
- rr 184
- vector 184
- X 184
- notational shorthand 184

## O

### OCD

- architecture 151
- auto-baud detector/generator 154
- baud rate limits 154
- block diagram 151
- breakpoints 155
- commands 156
- control register 161
- data format 154
- DBG pin to RS-232 Interface 152
- debug mode 153
- debugger break 190
- interface 152
- serial errors 155
- status register 162
- timing 178
- watchpoint address register 164
- watchpoint control register 163
- watchpoint data register 164
- watchpoints 155

### OCD commands

- execute instruction (12H) 160
- read data memory (0DH) 160
- read OCD control register (05H) 158
- read OCD revision (00H) 157
- read OCD status register (02H) 157
- read program counter (07H) 158
- read program memory (0BH) 159
- read program memory CRC (0EH) 160
- read register (09H) 158
- read runtime counter (03H) 157



- gated mode 64, 71
- one-shot mode 58, 70
- operating mode 58
- PWM mode 61, 70
- reading the timer count values 66
- reload high and low byte registers 67
- timer control register definitions 66
- timer output signal operation 66
- timers 0-3
  - control registers 70
  - high and low byte registers 66, 69
- TM, TMX 188
- tools, hardware and software 214
- transmit
  - IrDA data 96
- transmit interrupt 112
- transmitting UART data-pollled method 80
- transmitting UART data-interrupt-driven method 81
- TRAP 190

## U

- UART 4
  - architecture 78
  - asynchronous data format without/with parity 80
  - baud rate generator 85
  - baud rates table 93
  - control register definitions 86
  - controller signals 14
  - data format 79
  - interrupts 85
  - multiprocessor mode 84
  - receiving data using DMA controller 83
  - receiving data using interrupt-driven method 82
  - receiving data using the polled method 82
  - transmitting data using the interrupt-driven method 81
  - transmitting data using the polled method 80
  - x baud rate high and low registers 91
  - x control 0 and control 1 registers 89
  - x status 0 and status 1 registers 87
- UxBRH register 91

- UxBRL register 92
- UxCTL0 register 89
- UxCTL1 register 90
- UxRXD register 87
- UxSTAT0 register 87
- UxSTAT1 register 89
- UxTXD register 86

## V

- vector 184
- voltage brown-out reset (VBR) 27

## W

- watch-dog timer
  - approximate time-out delays 72, 73
  - CNTL 28
  - control register 75
  - electrical characteristics and timing 174
  - interrupt in normal operation 73
  - interrupt in stop mode 73
  - operation 72
  - refresh 73, 189
  - reload unlock sequence 74
  - reload upper, high and low registers 76
  - reset 28
  - reset in normal operation 74
  - reset in stop mode 74
  - time-out response 73
- WDTCTL register 75
- WDTH register 76
- WDTL register 77
- working register 184
- working register pair 184
- WTDU register 76

## X

- X 184
- XOR 190
- XORX 190