# STMicroelectronics - ST72F321BJ7T6TR Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K × 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f321bj7t6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 3. 44-Pin LQFP Package Pinout

57



# ST72321BRx, ST72321BARx ST72321BJx, ST72321BKx

F	Pin n°				Le	evel			Р	ort			Main			
P64	P44	P32	Pin Name	Type	ut	put		Inp	out		Out	tput	function (after	Alternate	function	
LQFP64	LQFP44	LQFP32			Input	Output	float	ndm	int	ana	OD	РР	reset)			
23	-	-	V <sub>DD_3</sub>	S									Digital M	Digital Main Supply Voltage		
24	-	-	V <sub>SS_3</sub>	S									Digital G	round Voltage		
25	15	3	PF0/MCO/AIN8	I/O	CT		x	e	i1	x	х	х	Port F0	Main clock out (f <sub>OSC</sub> /2)	ADC Ana- log Input 8	
26	16	4	PF1 (HS)/BEEP	I/O	$C_T$	HS	Χ	e	i1		Х	Х	Port F1	Beep signal or	utput	
27	17	-	PF2 (HS)	I/O	$C_T$	HS	Χ		ei1		Х	Х	Port F2			
28	-	-	PF3/OCMP2_A/AIN9	I/O	CT		x	х		x	х	х	Port F3	Timer A Out- put Compare 2	ADC Ana- log Input 9	
29	18	5	PF4/OCMP1_A/ AIN10	I/O	С <sub>Т</sub>		x	х		x	х	х	Port F4	Timer A Out- put Compare 1	ADC Ana- log Input 10	
30	-	-	PF5/ICAP2_A/AIN11	I/O	С <sub>Т</sub>		x	х		x	х	x	Port F5	Timer A Input Capture 2	ADC Ana- log Input 11	
31	19	6	PF6 (HS)/ICAP1_A	I/O	$C_T$	HS	Х	Х			Х	Х	Port F6	Timer A Input	Capture 1	
32	20	7	PF7 (HS)/EXTCLK_A	I/O	C <sub>T</sub>	HS	х	х			х	х	Port F7	Timer A Extern Source	nal Clock	
33	21	-	V <sub>DD_0</sub>	S									Digital M	ain Supply Volta	age	
34	22	-	V <sub>SS_0</sub>	S									Digital G	round Voltage		
35	23	8	PC0/OCMP2_B/ AIN12	I/O	CT		x	х		x	х	x	Port C0	Timer B Out- put Compare 2	ADC Ana- log Input 12	
36	24	9	PC1/OCMP1_B/ AIN13	I/O	C <sub>T</sub>		x	х		x	х	x	Port C1	Timer B Out- put Compare 1	ADC Ana- log Input 13	
37	25	10	PC2 (HS)/ICAP2_B	I/O	$C_T$	HS	Х	Х			Х	Х	Port C2	Timer B Input	Capture 2	
38	26	11	PC3 (HS)/ICAP1_B	I/O	$C_T$	HS	Х	Х			Х	Х	Port C3	Timer B Input	Capture 1	
39	27	12	PC4/MISO/ICCDATA	I/O	CT		x	x			х	x	Port C4	SPI Master In / Slave Out Data	ICC Data Input	
40	28	13	PC5/MOSI/AIN14	I/O	CT		x	х		x	х	x	Port C5	SPI Master Out / Slave In Data	ADC Ana- log Input 14	
41	29	14	PC6/SCK/ICCCLK	I/O	CT		x	х			х	х	Port C6	SPI Sorial ICC Clock		
42	30	15	PC7/SS/AIN15	I/O	CT		x	х		x	х	x	Port C7	SPI Slave Se- lect (active low)	ADC Ana- log Input 15	
43	-	-	PA0	I/O	$C_T$		Х	e	i0		Х	Х	Port A0			
44	-	-	PA1	I/O	$C_T$		Х	e	i0		Х	Х	Port A1			
45	-	-	PA2	I/O	$C_T$		Х	e	i0		Х	Х	Port A2			
46	31	16	PA3 (HS)	I/O	$C_T$	HS	Х		ei0		Х	Х	Port A3			
47	32	-	V <sub>DD_1</sub>	S									Digital M	ain Supply Volta	age	

#### CENTRAL PROCESSING UNIT (Cont'd)

# Stack Pointer (SP)

# Read/Write

**47/** 

Reset Value: 01 FFh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 2).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

#### Figure 10. Stack Manipulation Example

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

**Note:** When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 2.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.



#### 6.2 MULTI-OSCILLATOR (MO)

The main clock of the ST7 can be generated by three different source types coming from the multioscillator block:

- an external source
- 4 crystal or ceramic resonator oscillators
- an internal high frequency RC oscillator

Each oscillator is optimized for a given frequency range in terms of consumption and is selectable through the option byte. The associated hardware configurations are shown in Table 5. Refer to the electrical characteristics section for more details.

**Caution:** The OSC1 and/or OSC2 pins must not be left unconnected. For the purposes of Failure Mode and Effect Analysis, it should be noted that if the OSC1 and/or OSC2 pins are left unconnected, the ST7 main oscillator may start and, in this configuration, could generate an  $f_{OSC}$  clock frequency in excess of the allowed maximum (>16MHz.), putting the ST7 in an unsafe/undefined state. The product behaviour must therefore be considered undefined when the OSC pins are left unconnected.

#### **External Clock Source**

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is tied to ground.

#### **Crystal/Ceramic Oscillators**

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of 4 oscillators with different frequency ranges has to be done by option byte in order to reduce consumption (refer to section 14.1 on page 174 for more details on the frequency ranges). In this mode of the multi-oscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

These oscillators are not stopped during the RESET phase to avoid losing time in the oscillator start-up phase.

#### Internal RC Oscillator

This oscillator allows a low cost solution for the main clock of the ST7 using only an internal resistor and capacitor. Internal RC oscillator mode has the drawback of a lower frequency accuracy and should not be used in applications that require accurate timing.

In this mode, the two oscillator pins have to be tied to ground.

#### Table 5. ST7 Clock Sources



**/** 

#### INTERRUPTS (Cont'd)

#### 7.3 INTERRUPTS AND LOW POWER MODES

All interrupts allow the processor to exit the WAIT low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the HALT modes (see column "Exit from HALT" in "Interrupt Mapping" table). When several pending interrupts are present while exiting HALT mode, the first one serviced can only be an interrupt with exit from HALT mode capability and it is selected through the same decision process shown in Figure 20.

**Note:** If an interrupt, that is not able to Exit from HALT mode, is pending with the highest priority when exiting HALT mode, this interrupt is serviced after the first one serviced.

# 7.4 CONCURRENT & NESTED MANAGEMENT

The following Figure 21 and Figure 22 show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in Figure 22. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0, TLI. The software priority is given for each interrupt.

**Warning**: A stack overflow may occur without notifying the software of the failure.







#### INTERRUPTS (Cont'd)

#### 7.5 INTERRUPT REGISTER DESCRIPTION

# **CPU CC REGISTER INTERRUPT BITS**

# Read/Write

Reset Value: 111x 1010 (xAh)

7							0
1	1	11	н	10	Ν	Z	С

#### Bit 5, 3 = 11, 10 Software Interrupt Priority

These two bits indicate the current interrupt software priority.

Interrupt Software Priority	Level	1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	•	0	0
Level 3 (= interrupt disable*)	High	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see "Interrupt Dedicated Instruction Set" table).

\*Note: TLI, TRAP and RESET events can interrupt a level 3 program.

# INTERRUPT SOFTWARE PRIORITY REGIS-TERS (ISPRX)

Read/Write (bit 7:4 of **ISPR3** are read only) Reset Value: 1111 1111 (FFh)

	7							0
ISPR0	l1_3	10_3	l1_2	10_2	11_1	10_1	l1_0	10_0
ISPR1	l1_7	10_7	l1_6	10_6	l1_5	10_5	11_4	10_4
ISPR2	11_11	10_11	11_10	10_10	l1_9	10_9	l1_8	10_8
ISPR3	1	1	1	1	11_13	10_13	11_12	10_12

These four registers contain the interrupt software priority of each interrupt vector.

 Each interrupt vector (except RESET and TRAP) has corresponding bits in these registers where its own software priority is stored. This correspondance is shown in the following table.

Vector address	ISPRx bits				
FFFBh-FFFAh	I1_0 and I0_0 bits*				
FFF9h-FFF8h	I1_1 and I0_1 bits				
FFE1h-FFE0h	I1_13 and I0_13 bits				

Each I1\_x and I0\_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.

 Level 0 can not be written (l1\_x=1, l0\_x=0). In this case, the previously stored value is kept. (example: previous=CFh, write=64h, result=44h)

The TLI, RESET, and TRAP vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

\*Note: Bits in the ISPRx registers which correspond to the TLI can be read and written but they are not significant in the interrupt process management.

**Caution**: If the  $11_x$  and  $10_x$  bits are modified while the interrupt x is executed the following behaviour has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).



#### I/O PORTS (Cont'd)

**CAUTION**: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

#### Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.

**WARNING**: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

#### 9.3 I/O PORT IMPLEMENTATION

**47/** 

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 2 on page 4. Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.

#### Figure 32. Interrupt I/O Port State Transitions



#### 9.4 LOW POWER MODES

Mode	Description
WAIT	No effect on I/O ports. External interrupts cause the device to exit from WAIT mode.
HALT	No effect on I/O ports. External interrupts cause the device to exit from HALT mode.

#### 9.5 INTERRUPTS

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
External interrupt on selected external event	-	DDRx ORx	Yes	

49/187

# I/O PORTS (Cont'd)

# Table 13. I/O Port Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0		
	t Value ort registers	0	0	0	0	0	0	0	0		
0000h	PADR										
0001h	PADDR	MSB							LSB		
0002h	PAOR										
0003h	PBDR										
0004h	PBDDR	MSB							LSB		
0005h	PBOR										
0006h	PCDR										
0007h	PCDDR	MSB							LSB		
0008h	PCOR										
0009h	PDDR										
000Ah	PDDDR	MSB	MSB	MSB							LSB
000Bh	PDOR										
000Ch	PEDR										
000Dh	PEDDR	MSB							LSB		
000Eh	PEOR										
000Fh	PFDR										
0010h	PFDDR	MSB							LSB		
0011h	PFOR										

# **Related Documentation**

AN 970: SPI Communication between ST7 and EEPROM

AN1045: S/W implementation of I2C bus master AN1048: Software LCD driver

57

# **10 ON-CHIP PERIPHERALS**

#### **10.1 WATCHDOG TIMER (WDG)**

#### 10.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

#### 10.1.2 Main Features

- Programmable free-running downcounter
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte

#### **10.1.3 Functional Description**

The counter value stored in the Watchdog Control register (WDGCR bits T[6:0]), is decremented every 16384  $f_{OSC2}$  cycles (approx.), and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling the reset pin low for typically  $30\mu s$ .

The application program must write in the WDGCR register at regular intervals during normal operation to prevent an MCU reset. This down-counter is free-running: it counts down even if the watchdog is disabled. The value to be stored in the WDGCR register must be between FFh and C0h:

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset (see Figure 2. Approximate Timeout Duration). The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WDGCR register (see Figure 3).

Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction will generate a Reset.

**47/** 



#### Figure 33. Watchdog Block Diagram

# SERIAL PERIPHERAL INTERFACE (Cont'd)

- SS: Slave select:

This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master MCU.

#### 10.5.3.1 Functional Description

A basic example of interconnections between a single master and a single slave is illustrated in Figure 55.

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).

The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see Figure 58) but master and slave must be programmed with the same timing mode.





57

#### SERIAL PERIPHERAL INTERFACE (Cont'd)

#### 10.5.3.3 Master Mode Operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (refer to the description of the SPICSR register).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

To operate the SPI in master mode, perform the following steps in order (if the SPICSR register is not written first, the SPICR register setting (MSTR bit) may be not taken into account):

1. Write to the SPICR register:

- Select the clock frequency by configuring the SPR[2:0] bits.
- Select the clock polarity and clock phase by configuring the CPOL and CPHA bits. Figure 58 shows the four possible configurations. **Note:** The slave must have the same CPOL and CPHA settings as the master.
- Write to the SPICSR register:
  - Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin high for the complete byte transmit sequence.
- Write to the SPICR register:

  - Set the MSTR and SPE bits
     MSTR and SPE bits remain set only if SS is high).

The transmit sequence begins when software writes a byte in the SPIDR register.

#### 10.5.3.4 Master Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A read to the SPIDR register.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

#### 10.5.3.5 Slave Mode Operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- 1. Write to the SPICSR register to perform the following actions:
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see Figure 58). Note: The slave must have the same CPOL and CPHA settings as the master.
  - Manage the SS pin as described in Section 10.5.3.2 and Figure 56. If CPHA=1 SS must be held low continuously. If CPHA=0 SS must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register.
- 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O functions.

#### 10.5.3.6 Slave Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set.
- A write or a read to the SPIDR register.

Notes: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see Section 10.5.5.2).

<u>لرک</u>

# SERIAL COMMUNICATIONS INTERFACE (Cont'd)

#### 10.6.4.3 Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

#### Character reception

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see Figure 1.).

#### Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

#### **Break Character**

When a break character is received, the SCI handles it as a framing error.

#### **Idle Character**

When a idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.

#### **Overrun Error**

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.

When an overrun error occurs:

- The OR bit is set.
- The RDR content is not lost.
- The shift register is overwritten.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.

#### Noise Error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise. Normal data bits are considered valid if three consecutive samples (8th, 9th, 10th) have the same bit value, otherwise the NF flag is set. In the case of start bit detection, the NF flag is set on the basis of an algorithm combining both valid edge detection and three samples (8th, 9th, 10th). Therefore, to prevent the NF flag getting set during start bit reception, there should be a valid edge detection as well as three valid samples.

When noise is detected in a frame:

- The NF flag is set at the rising edge of the RDRF bit.
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The NF flag is reset by a SCISR register read operation followed by a SCIDR register read operation.

During reception, if a false start bit is detected (e.g. 8th, 9th, 10th samples are 011,101,110), the frame is discarded and the receiving sequence is not started for this frame. There is no RDRF bit set for this frame and the NF flag is set internally (not accessible to the user). This NF flag is accessible along with the RDRF bit when a next valid frame is received.

**Note:** If the application Start Bit is not long enough to match the above requirements, then the NF Flag may get set due to the short Start Bit. In this case, the NF flag may be ignored by the application software when the first valid byte is received.

See also Section 0.1.4.10.



# SERIAL COMMUNICATIONS INTERFACE (Cont'd)

#### **Framing Error**

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.
- A break is received.
- When the framing error is detected:
- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

#### 10.6.4.4 Conventional Baud Rate Generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

$$Tx = \frac{f_{CPU}}{(16*PR)*TR} \qquad Rx = \frac{f_{CPU}}{(16*PR)*RR}$$

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits)

TR = 1, 2, 4, 8, 16, 32, 64,128

(see SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64,128

(see SCR[2:0] bits)

All these bits are in the SCIBRR register.

**Example:** If  $f_{CPU}$  is 8 MHz (normal mode) and if PR = 13 and TR = RR = 1, the transmit and receive baud rates are 38400 baud.

**Note:** The baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

#### 10.6.4.5 Extended Baud Rate Generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value prescaler, whereas the conventional Baud Rate Generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in the Figure 3.

The output clock rate sent to the transmitter or to the receiver is the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCI-ERPR or the SCIETPR register. **Note:** the extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero. The baud rates are calculated as follows:

$$Tx = \frac{f_{CPU}}{16 \cdot ETPR^*(PR^*TR)} \quad Rx = \frac{f_{CPU}}{16 \cdot ERPR^*(PR^*RR)}$$

with:

ETPR = 1,..,255 (see SCIETPR register)

ERPR = 1,.. 255 (see SCIERPR register)

#### 10.6.4.6 Receiver Muting and Wake-up Feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non addressed receivers.

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits can not be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

by Idle Line detection if the WAKE bit is reset,

- by Address Mark detection if the WAKE bit is set.

Receiver wakes-up by Idle Line detection when the Receive line has recognized an Idle Frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by Address Mark detection when it received a "1" as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

**CAUTION:** In Mute mode, do not write to the SCICR2 register. If the SCI is in Mute mode during the read operation (RWU = 1) and a address mark wake up event occurs (RWU is reset) before the write operation, the RWU bit is set again by this write operation. Consequently the address byte is lost and the SCI is not woken up from Mute mode.

57

# ST72321BRx, ST72321BARx ST72321BJx, ST72321BKx

# I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C CLOCK CONTROL REGISTER (CCR)

Read / Write Reset Value: 0000 0000 (00h)

7							0
FM/SM	CC6	CC5	CC4	CC3	CC2	CC1	CC0

Bit 7 = **FM/SM** *Fast/Standard I*<sup>2</sup>*C mode.* This bit is set and cleared by software. It is not cleared when the interface is disabled (PE=0). 0: Standard I<sup>2</sup>C mode 1: Fast I<sup>2</sup>C mode

Bit 6:0 = **CC[6:0]** 7-bit clock divider.

These bits select the speed of the bus ( $F_{SCL}$ ) depending on the I<sup>2</sup>C mode. They are not cleared when the interface is disabled (PE=0).

Refer to the Electrical Characteristics section for the table of values.

Note: The programmed  $\mathrm{F}_{\mathrm{SCL}}$  assumes no load on SCL and SDA lines.

# I<sup>2</sup>C DATA REGISTER (DR)

# Read / Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = **D**[7:0] *8-bit Data Register.* 

These bits contain the byte to be received or transmitted on the bus.

- Transmitter mode: Byte transmission start automatically when the software writes in the DR register.
- Receiver mode: the first data byte is received automatically in the DR register using the least significant bit of the address.

Then, the following data bytes are received one by one after reading the DR register.

# **12.2 ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these condi-

#### 12.2.1 Voltage Characteristics

tions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Maximum value	Unit
V <sub>DD</sub> - V <sub>SS</sub>	Supply voltage	6.5	
V <sub>PP</sub> - V <sub>SS</sub>	Programming Voltage	13	V
V <sub>IN</sub> <sup>1) &amp; 2)</sup>	Input Voltage on true open drain pin	V <sub>SS</sub> -0.3 to 6.5	v
VIN	Input voltage on any other pin	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	
$ \Delta V_{DDx} $ and $ \Delta V_{SSx} $	Variations between different digital power pins	50	mV
IV <sub>SSA</sub> - V <sub>SSx</sub> I	Variations between digital and analog ground pins	50	IIIV
V <sub>ESD(HBM)</sub>	Electro-static discharge voltage (Human Body Model)	son soction 1273 on n	200 15/
V <sub>ESD(MM)</sub>	Electro-static discharge voltage (Machine Model)	see section 12.7.3 on page 154	

#### 12.2.2 Current Characteristics

Symbol	Ratings	Maximum value	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> power lines (source) <sup>3)</sup>	150	mA
I <sub>VSS</sub>	Total current out of $V_{SS}$ ground lines (sink) <sup>3)</sup>	150	
	Output current sunk by any standard I/O and control pin	25	
I <sub>IO</sub>	Output current sunk by any high sink I/O pin	50	
	Output current source by any I/Os and control pin	- 25	
	Injected current on V <sub>PP</sub> pin	± 5	
	Injected current on RESET pin	± 5	mA
I <sub>INJ(PIN)</sub> <sup>2) &amp; 4)</sup>	Injected current on OSC1 and OSC2 pins	± 5	
	Injected current on PB0 (Flash devices only)	+ 5	
	Injected current on any other pin <sup>5) &amp; 6)</sup>	± 5	
ΣΙ <sub>INJ(PIN)</sub> <sup>2)</sup>	Total injected current (sum of all I/O and control pins) $^{5)}$	± 25	]

#### Notes:

1. Directly connecting the  $\overrightarrow{\text{RESET}}$  and I/O pins to  $V_{\text{DD}}$  or  $V_{\text{SS}}$  could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 4.7k $\Omega$  for RESET, 10k $\Omega$  for I/Os). For the same reason, unused I/O pins must not be directly tied to V<sub>DD</sub> or V<sub>SS</sub>.

2.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . For true open-drain pads, there is no positive injection current, and the corresponding  $V_{IN}$  maximum must always be respected.

3. All power  $(V_{DD})$  and ground  $(V_{SS})$  lines must always be connected to the external supply.

4. Negative injection disturbs the analog performance of the device. See note in "ADC Accuracy" on page 169. For best reliability, it is recommended to avoid negative injection of more than 1.6mA.

5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterisation with  $\Sigma I_{INJ(PIN)}$  maximum mum current injection on four I/O port pins of the device.

6. True open drain I/O port pins do not accept positive injection.

**لركم** 

# CONTROL PIN CHARACTERISTICS (Cont'd)

# 12.9.2 ICCSEL/V<sub>PP</sub> Pin

Subject to general operating conditions for  $V_{\text{DD}},\,f_{\text{CPU}},$  and  $T_{\text{A}}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max <sup>1</sup>	Unit
V <sub>IL</sub>	Input low level voltage <sup>1)</sup>		V <sub>SS</sub>	$0.3 \mathrm{xV}_{\mathrm{DD}}$	V
V <sub>IH</sub>	Input high level voltage 1)		$0.7 \mathrm{xV}_{\mathrm{DD}}$	V <sub>DD</sub>	
١L	Input leakage current	V <sub>IN</sub> =V <sub>SS</sub>		±1	μA

# Figure 88. Two typical Applications with ICCSEL/V\_{PP} Pin $^{\rm 2)}$



#### Notes:

1. Data based on design simulation and/or technology characteristics, not tested in production.

2. When ICC mode is not required by the application ICCSEL/V<sub>PP</sub> pin must be tied to  $V_{SS}$ .



# COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)



Figure 90. SPI Slave Timing Diagram with CPHA=1<sup>1)</sup>





#### Notes:

1. Measurement points are done at CMOS levels:  $0.3 x V_{\text{DD}}$  and  $0.7 x V_{\text{DD}}.$ 

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.

57

# **13 PACKAGE CHARACTERISTICS**

# **13.1 PACKAGE MECHANICAL DATA**

# Figure 98. 64-Pin Low Profile Quad Flat Package (14x14)







**لرک**ا

# DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

# **14.3 DEVELOPMENT TOOLS**

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and thirdparty tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

#### 14.3.1 Starter kits

ST offers complete, affordable **starter kits**. Starter kits are complete, affordable hardware/software tool packages that include features and samples to help you quickly start developing your application.

#### 14.3.2 Development and debugging tools

Application development for ST7 is supported by fully optimizing **C Compilers** and the **ST7 Assembler-Linker** toolchain, which are all seamlessly integrated in the ST7 integrated development environments in order to facilitate the debugging and fine-tuning of your application. The Cosmic C Compiler is available in a free version that outputs up to 16KBytes of code.

The range of hardware tools includes full-featured **ST7-EMU3 series emulators** and the low-cost **RLink** in-circuit debugger/programmer. These tools are supported by the **ST7 Toolset** from STMicroelectronics, which includes the STVD7 integrated development environment (IDE) with high-level language debugger, editor, project manager and integrated programming interface.

# 14.3.3 Programming tools

During the development cycle, the **ST7-EMU3 se**ries emulators and the **RLink** provide in-circuit programming capability for programming the Flash microcontroller on your application board.

ST also provides a low-cost dedicated in-circuit programmer, the **ST7-STICK**, as well as **ST7 Socket Boards** which provide all the sockets required for programming any of the devices in a specific ST7 sub-family on a platform that can be used with any tool with in-circuit programming capability for ST7.

For production programming of ST7 devices, ST's third-party tool partners also provide a complete range of gang and automated programming solutions, which are ready to integrate into your production environment.

#### **Evaluation boards**

Three different Evaluation boards are available:

- ST7232x-EVAL ST72F321/324/521 evaluation board, with ICC connector for programming capability. Provides direct connection to ST7-DVP3 emulator. Supplied with daughter boards (core module) for ST72F321, ST72324 & ST72F521.
- ST7MDT20-EVC/xx<sup>1</sup> with CAB LQFP64 14x14 socket
- ST7MDT20-EVY/xx<sup>1</sup> with Yamaichi LQFP64 10x10 socket

	Emulation				Programming	
Supported	ST7 DVP3 Series		ST7 EMU3 series			
Products	Emulator	Connection kit	Emulator	Active Probe & T.E.B.	ICC Socket Board	
ST72321BAR, ST72F321BAR		ST7MDT20-T6A/ DVP	ST7MDT20M-	ST7MDT20M-TEB	ST7SB20M/xx <sup>1</sup>	
ST72321BR, ST72F321BR	ST7MDT20-DVP3	ST7MDT20-T64/ DVP	EMU3		5175B20Wi/XX	
ST72321BJ, ST72F321BJ		ST7MDT20-T44/ DVP	ST7MDT20J- EMU3	ST7MDT20J-TEB	ST7SB20J/xx <sup>1</sup>	
ST72321BK, ST72F321BK	ST7MDT20-DVP3	ST7MDT20-T44/ DVP	ST7MDT20J- EMU3	ST7MDT20J-TEB	ST7SB20J/xx <sup>1</sup>	

 Table 29. STMicroelectronics Development Tools

Note 1: Add suffix /EU, /UK, /US for the power supply of your region.



LD sema,A IRET Case 2: Writing to PxOR or PxDDR with Global Interrupts Disabled: SIM ; set the interrupt mask LD A.PFDR AND A,#\$02 LD X,A ; store the level before writing to PxOR/PxDDR LD A.#\$90 LD PFDDR,A; Write into PFDDR LD A,#\$ff LD PFOR,A ; Write to PFOR LD A, PFDR AND A,#\$02 LD Y,A ; store the level after writing to PxOR/ **PxDDR** LD A,X ; check for falling edge cp A,#\$02 jrne OUT TNZ Y jrne OUT LD A,#\$01 LD sema, A ; set the semaphore to '1' if edge is detected RIM ; reset the interrupt mask LD A, sema ; check the semaphore status CP A,#\$01 irne OUT call call\_routine; call the interrupt routine RIM OUT: RIM JP while\_loop .call\_routine ; entry to call\_routine PUSH A PUSH X PUSH CC .ext1 rt ; entry to interrupt routine LD A,#\$00 LD sema,A IRET

# 15.1.3 Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag is being cleared, an unwanted reset may occur.

**Note:** clearing the related interrupt mask will not generate an unwanted reset

#### **Concurrent interrupt context**

The symptom does not occur when the interrupts are handled normally, i.e.

when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request.

Example:

SIM

reset interrupt flag

RIM

#### Nested interrupt context:

The symptom does not occur when the interrupts are handled normally, i.e.

when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine with higher or identical priority level
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

PUSH CC SIM reset interrupt flag POP CC

