E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-VQFN Exposed Pad
Supplier Device Package	16-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f616-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: PIC16F616/16HV616 PINOUT DESCRIPTION

RA0/ANDICTIN+/ICSPDAT RA0 TTL CMOS PORTA 100 with prog. pul-up and interrupt-on-change AN0 AN AD Channel 0 input ICSPDAT ST CMOS Serial Programming Data 10 RA1/AN1/C12IND-/VKEF/ICSPCLK RA1 TTL CMOS Serial Programming Data 10 RA1 AN Comparator C1 non-inventing input ICSPCAT ST CMOS PORTA 10 with prog. pul-up and interrupt-on-change AN1 AN External Voltage Reference for AD ICSPCLK ST Estral Voltage Reference for AD ICSPCLK ST Estral Voltage Reference for AD ICSPCLK ST Estral Notarupt and interrupt-on-change AN2 AN AD Channel 2 input INT ST Time 0 dock input INT ST MOSE RA3/MCER/VEP RA3 TIL CMOSE RA4/AN3/TIG/OSC2/LKOUT RA4 TTL CMOSE PORTA 100 with prog. pul-up and interr	Name	Function	Input Type	Output Type	Description
AN0 AN AD Channel 0 input CIN AN Comparator C1 non-investing input ICSPDAT ST CMOS Serial Programming Data IO RA1/AN1/C12IN0-/VREr/ICSPCLK RA1 TTL CMOS PORTA IO with prog. pull-up and interrupt-on-change AN0 AN Comparators C1 and C2 investing input C12IN0- AN Extend Volges Reference or AD C12IN0- AN ADC Channel 2 input AN2 AN ADC Channel 2 input ITG ST TImer0 dock input INT ST TImer0 dock input RA3 ATL TImer0 dock input RA4/AN3/TG/OSC/CL/KOUT RA3 ATL ADC Parati S input AN3 AN	RA0/AN0/C1IN+/ICSPDAT	RA0	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
Cinina AN AN Comparator C1 non-inverting input ICSPDAT 57 CMOS Serial Programming Data I/O RA1/AN1/C12IN0-/Wser/ICSPCIK RA1 TL CMOS Serial Programming Data I/O RA1 AN AN AD Channel 1 input AD Channel 1 input CAUNA AN AD Channel 1 input CMOS ICSPCIK ST AN CMOS Serial Programming Clock RA2/AN2/TOCK/INT/C1OUT ICSPCIK ST AN CMOS Serial Programming Clock RA2 AN AN AN AD Channel 2 input AD TIC ST AN AD Channel 2 input AD AD RA3/MCLRVvP RA3 TL AD Channel 3 input AD AD AD RA4/AN3/TIG/OSC2/CLKOUT RA4 TL CMOS PORTA IOU with programming voltage RA4/AN3/TIG/OSC2/CLKOUT RA4 TL CMOS PORTA IOU with interupt-on-change TICK ST - Titt CMOS PORTA IOU with programming voltage		AN0	AN	_	A/D Channel 0 input
ICSPDAT ST CMOS Serial Programming Data I/O RA1/AN1/C12IN0-/WEr/ICSPCLK RA1 AN - KMOS PORTA I/O with yods, prog. pull-up and interrupt-on-change AN1 AN - Kard D Channel 1 input View AN - External Voltage Reference for A/D RA2/AN2/T0CK/INT/C10UT RA2 ST CMOS PORTA I/O with prog. pull-up and interrupt-on-change RA2/AN2/T0CK/INT/C10UT RA2 ST - AVD Channel 2 input RA2 AN - AVD Channel 2 input AVD Channel 2 input RA3/MCLEV/VP RA3 TTL - PORTA Input with interrupt-on-change RA3/AN3/TGOSC2/CLKOUT RA3 TTL - PORTA Input with interrupt-on-change RA4/AN3/TGOSC2/CLKOUT RA4 TTL CMOS PORTA I/O with intor, pull-up and interrupt-on-change RA4/AN3/TGOSC2/CLKOUT RA4 TTL CMOS PORTA I/O with intor, pull-up and interrupt-on-change TTG ST - Title CMOS PORTA I/O with prog. pull-up and interrupt-on-change TTG <		C1IN+	AN	—	Comparator C1 non-inverting input
RA1AM1/C121N9-/WEF/ICSPCLK RA1 TTL CM09 PORTA //O with prop. pul-up and interrupt-on-change AN1 AN AD Channel 1 input CI2N0- AN Comparators C1 and C2 inventing input Vicer AN External Voltage Reference for AD ICSPCLK ST Strain Programming Olcok RA2 ST CMOS PORTA I/O with prop. pul-up and interrupt-on-change AN2 ST More and interrupt-on-change AN2 ST More and interrupt-on-change AN2 ST More and interrupt-on-change AN3 TTL PORTA input with interrupt-on-change RA3/MOLE/VP RA3 TTL PORTA input with interrupt-on-change RA4 TTL CMOS PORTA input with interrupt-on-change RA4 TTL CMOS PORTA input with interrupt-on-change RA4 TTL CMOS PORTA input with interrupt-on-change RA4 AN AD Channel 3		ICSPDAT	ST	CMOS	Serial Programming Data I/O
NMI AN AD Channel 1 input C12N0- AN Comparators C1 and C2 inverting input VREF AN External Votage Reference for AD ICSPCLK ST Srial Programming Clock RA2/AN2/TOCKUINT/C10UT AR ST Srial Programming Clock RA2 ST Timed dock input TOCKI ST Timed dock input TIM ST PORTA I/OW througo pull-up and interrupt-on-change RA3/AN3/TIG/OSC2/CLKOUT RA3 TTL PORTA input with interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA i/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA i/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/LKUN RA5 TTL CMOS PORTA i/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/LKUN RA5 TTL CMOS PORTA i/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/LKUN RA5	RA1/AN1/C12IN0-/VREF/ICSPCLK	RA1	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
C12IN0. AN Comparators C1 and C2 inverting input VEF AN External Voltage Reference for A/D ICSPCLK ST Serial Programming Clock RA2/AN2/TOCKI/INT/C10UT RA2 ST CMOS PORTA 1/0 with prog. pull-up and interrupt-on-change AN AN ADC channel 2 input TOCKI ST External Interrupt TOCKI ST External Interrupt-on-change AN ADC channel 2 input Comparator 1 output RA3 TTL Master Claer winiternal pull-up VP H/V PORTA l/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA l/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA l/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKIN RA4 TTL CMOS PORTA l/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKIN TTL		AN1	AN	_	A/D Channel 1 input
Viter AN External Voltage Reference for A/D ICSPCLK ST CMOS PORTa I/O with prog. pul-up and interrupt-on-change AN2 AN A/D Channel 2 input TOCKI ST A/D Channel 2 input TOCKI ST A/D Channel 2 input TOCKI ST External Interrupt CIOUT CMOS Comparator C1 output RA3 TTL PORTA input with interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA3 AN PORTA input with interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with interrupt-on-change RA4/AN1/TIG/OSC2/CLKIN RA5 TTL CMOS PORTA input		C12IN0-	AN	—	Comparators C1 and C2 inverting input
ICSPCLK ST		VREF	AN	—	External Voltage Reference for A/D
RA2/AN2/TOCK/I/INT/C10UT RA2 ST CMOS PORTA I/O with prog. pull-up and interrupt-on-change AN2 AN - A/D Channel 2 input INTCKI ST - External Interrupt C10UT - CMOS Comparator C1 output RA3/MCLR/VPP RA3 TTL - PORTA input with interrupt-on-change MCLR ST - Master Clear winternal pull-up RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKIN RA5 TTL CMOS PORTA input with prog. pull-up and interrupt-on-change RA5/TICKI/OSC1/CLKIN RA5 TTL CMOS Posci/A output RA5/TICKI/OSC1/CLKIN RA5 TTL CMOS Posci/A output RC1/ANA/C2IN4 RA5 TTL CMOS Posci/A output </td <td></td> <td>ICSPCLK</td> <td>ST</td> <td>—</td> <td>Serial Programming Clock</td>		ICSPCLK	ST	—	Serial Programming Clock
AN2 AN	RA2/AN2/T0CKI/INT/C1OUT	RA2	ST	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
TOCKI ST		AN2	AN	—	A/D Channel 2 input
INT ST External Interrupt RA3/MCLR/VeP RA3 TTL PORTA Input with Interrupt-on-change RA3/MCLR/VeP RA3 ST PoRTA Input with Interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 ST PoRTA Input with Interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA5 ST Timer1 gate (count enable) St OSC2 XTAL Crystal/Resonator CLKOUT CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA5 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA5 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA5 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RC1/AN7/CLXINS RA5 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change <td></td> <td>T0CKI</td> <td>ST</td> <td>_</td> <td>Timer0 clock input</td>		T0CKI	ST	_	Timer0 clock input
C10UT CMOS Comparator C1 output RA3/MCLR/VP RA3 TTL PORTA input with interupt-on-change MCLR ST Master Clear winternal pull-up VPP HV Programming voltage RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA Ir/O with prog. pull-up and interrupt-on-change AN3 AN A/D Channel 3 input TIG ST Master Clear winternal pull-up and interrupt-on-change AN3 AN A/D Channel 3 input TIG ST Timer 1 gate (count enable) OSC2 XTAL Crystal/Resonator CLKOUT CMOS Fosc/4 output RA5/TICKI/OSC1/CLKIN RC0 TTL CMOS PORTA input Met prog. pull-up and interrupt-on-change TICKI ST Iterrupt count from the prog. pull-up and interrupt-on-change TICKI ST Iterrupt count from the prog. pull-up and interrupt-on-change TICKI		INT	ST	_	External Interrupt
RA3 TTL		C1OUT	—	CMOS	Comparator C1 output
MCLR ST	RA3/MCLR/Vpp	RA3	TTL	—	PORTA input with interrupt-on-change
VPP HV Programming voltage RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA I/O with prog.pull-up and interrupt-on-change AN3 AN AD Channel 3 input TIG ST Timer1 gate (count enable) OSC2 XTAL Crystal/Resonator CLKOUT CMOS FOSC/4 output RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS FOSC/4 output RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS PORTA I/O with prog.pull-up and interrupt-on-change T1CKI ST Timer1 clock input Channel 3 RC0/AN4/C2IN+ RA5 TTL CMOS PORTC I/O RC1/AN5/C12IN- RC0 TTL CMOS PORTC I/O RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O RC2/AN5/C12IN2-/P1D RC2 TTL CMOS PORTC I/O RC3/AN7/C12IN2-/P1D RC3 TTL CMOS PORTC I/O RC3/AN7/C12IN3-/P1C		MCLR	ST	_	Master Clear w/internal pull-up
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Vpp	HV	_	Programming voltage
AN3ANA/D Channel 3 input $\overline{T1G}$ STTimer1 gate (count enable)OSC2XTALCrystal/ResonatorOLKOUTCMOSFOsc/4 outputRA5/T1CKI/OSC1/CLKINRA5TTLCMOSFOsc/4 outputRA5/T1CKI/OSC1/CLKINRA5TTLCMOSFOsc/4 outputRC0/AN4/C2IN+RC0TTLCMOSFORTA I/O with prog. pull-up and interrupt-on-changeT1CKISTTimer1 clock inputCC/AN4/C2IN+RC0TTLCMOSPORTC I/ORC1/AN5/C12IN1-RC1TTLCMOSPORTC I/ORC1/AN5/C12IN1-RC1TTLCMOSPORTC I/ORC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/ORC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/ORC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC5TTLCMOSPORTC I/ORC4/C2OUT/P1ARC5 </td <td>RA4/AN3/T1G/OSC2/CLKOUT</td> <td>RA4</td> <td>TTL</td> <td>CMOS</td> <td>PORTA I/O with prog. pull-up and interrupt-on-change</td>	RA4/AN3/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		AN3	AN	_	A/D Channel 3 input
OSC2 XTAL Crystal/Resonator CLKOUT CMOS Fosc/4 output RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS Fosc/4 output RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change T1CKI ST Timer1 clock input OSC1 XTAL Crystal/Resonator CLKIN ST External clock input/RC oscillator connection RC0/AN4/C2IN+ RC0 TTL CMOS PORTC I/O AN4 AN A/D Channel 4 input C2IN+ AN Comparator C2 non-inverting input RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O AN5 AN A/D Channel 5 input Cit2IN1- C12IN1- AN Comparators C1 and C2 inverting input RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O AN6 AN A/D Channel 6 input Cit2		T1G	ST	_	Timer1 gate (count enable)
$ \begin{array}{ c c c c c c } \hline CLKOUT & - & CMOS & Fosc/4 output \\ \hline FAS(T1CKI/OSC1/CLKIN \\ \hline RA5 & TTL & CMOS & PORTA I/O with prog. pull-up and interrupt-on-change \\ \hline T1CKI & ST & - & Timerf clock input \\ \hline OSC1 & XTAL & - & Crystal/Resonator \\ \hline OSC1 & XTAL & - & Crystal/Resonator \\ \hline CLKIN & ST & - & External clock input/RC oscillator connection \\ \hline RC0/AN4/C2IN+ & RC0 & TTL & CMOS & PORTC I/O \\ \hline AN4 & AN & - & A/D Channel 4 input \\ \hline C2IN+ & AN & - & Comparator C2 non-inverting input \\ \hline C2IN+ & AN & - & Comparator C2 non-inverting input \\ \hline C2IN+ & AN & - & A/D Channel 5 input \\ \hline C2IN+ & AN & - & A/D Channel 5 input \\ \hline C12IN1 & AN & - & Comparators C1 and C2 inverting input \\ \hline C12IN1 & AN & - & Comparators C1 and C2 inverting input \\ \hline C12IN2 & AN & - & A/D Channel 6 input \\ \hline C12IN2 & AN & - & CMOS & PORTC I/O \\ \hline AN6 & AN & - & A/D Channel 6 input \\ \hline C12IN2 & AN & - & CMOS & PORTC I/O \\ \hline AN6 & AN & - & A/D Channel 7 input \\ \hline P1D & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORT U [POID = 0] \\ \hline P1A & - & CMOS & PORT U [POID = 0] \\ \hline C2O & CCP1 & ST & CMOS & Capture input/Compare output \\ \hline P1A & - & CMOS & PORT U [POID = 0] \\ \hline VDD & VOD & POwer & - & Positive supply \\ \hline VSS & VSS & VSS & VSS & POWer & - & Ground reference \\ \hline \end{array}$		OSC2	_	XTAL	Crystal/Resonator
RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change T1CKI ST — Timer1 clock input OSC1 XTAL — Crystal/Resonator CCI/AN4/C2IN+ RC0 TTL CMOS PORTC I/O External clock input/RC oscillator connection RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O RC2/AN6/C12IN1- RC1 TTL CMOS PORTC I/O RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O RC3/AN7/C12IN3-/P1C RC2 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC5 TTL CMOS PWM output		CLKOUT	_	CMOS	Fosc/4 output
T1CKI ST — Timer1 clock input OSC1 XTAL — Crystal/Resonator CLKIN ST — External clock input/RC oscillator connection RC0/AN4/C2IN+ RC0 TTL CMOS PORTC I/O AN4 AN — A/D Channel 4 input C2IN+ AN — Comparator C2 non-inverting input RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O AN5 AN — A/D Channel 5 input C121N1- RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O RC3/AN7/C12IN3-/P1C RC2 TTL CMOS PORTC I/O RC3/AN7/C12IN3-/P1C RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O	RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		T1CKI	ST	_	Timer1 clock input
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		OSC1	XTAL	_	Crystal/Resonator
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		CLKIN	ST	_	External clock input/RC oscillator connection
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	RC0/AN4/C2IN+	RC0	TTL	CMOS	PORTC I/O
C2IN+ANComparator C2 non-inverting inputRC1/AN5/C12IN1-RC1TTLCMOSPORTC I/OAN5ANA/D Channel 5 inputC12IN1-ANComparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I		AN4	AN	_	A/D Channel 4 input
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		C2IN+	AN	_	Comparator C2 non-inverting input
AN5ANA/D Channel 5 inputC12IN1-ANComparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputP1DCMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSRC3/AN7/C12IN3-/P1CRC3TTLCMOSP1DCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSRC5/CCP1/P1ARC5TTLCMOSRC5/CCP1/P1ARC5TTLCMOSVDDVDDPowerPositive supplyVSSVSSPowerPositive supply	RC1/AN5/C12IN1-	RC1	TTL	CMOS	PORTC I/O
C12IN1-AN—Comparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6AN—A/D Channel 6 inputC12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSRC3/AN7/C12IN3-/P1CRC3TTLCMOSAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputRC4/C2OUT/P1BRC4TTLCMOSPWM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPower—Positive supplyVSSVSSPower—Ground reference		AN5	AN	_	A/D Channel 5 input
RC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6AN—A/D Channel 6 inputC12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputC12IN3-AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputP1C—CMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUT—CMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPWM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPOwer—Positive supplyVSSVSSPower—Ground reference		C12IN1-	AN	_	Comparators C1 and C2 inverting input
AN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputP1DCMOSPVM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANCMOSPORTC I/OAN7ANComparators C1 and C2 inverting inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPVM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUTCMOSComparator C2 outputP1BCMOSPVM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPowerPositive supplyVSSVSSPowerGround reference	RC2/AN6/C12IN2-/P1D	RC2	TTL	CMOS	PORTC I/O
C12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputP1C—CMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSComparator C2 outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5TTLCMOSPORTC I/ORC5VDDVDDPOwer—VDDVDDPower—Positive supplyVssVssPower—Ground reference		AN6	AN	_	A/D Channel 6 input
P1DCMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUTCMOSComparator C2 outputP1BCMOSComparator C2 outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPowerPositive supplyVSSVSSPowerGround reference		C12IN2-	AN	_	Comparators C1 and C2 inverting input
RC3/AN7/C12IN3-/P1C RC3 TTL CMOS PORTC I/O AN7 AN — A/D Channel 7 input C12IN3- AN — Comparators C1 and C2 inverting input P1C — CMOS PWM output RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT — CMOS PORTC I/O RC5/CCP1/P1A RC5 TTL CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O VDD VDD POR — PORS Capture input/Compare output VDD VDD Power — Positive supply VSS VSS Power — Ground reference		P1D	_	CMOS	PWM output
AN7 AN A/D Channel 7 input C12IN3- AN Comparators C1 and C2 inverting input P1C CMOS PWM output RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT CMOS Comparators C2 output P1B CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O RC5 TTL CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output VDD VDD Power Positive supply VSS VSS Power Ground reference	RC3/AN7/C12IN3-/P1C	RC3	TTL	CMOS	PORTC I/O
C12IN3- AN — Comparators C1 and C2 inverting input P1C — CMOS PWM output RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT — CMOS Comparator C2 output P1B — CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply VSS VSS Power — Ground reference		AN7	AN	_	A/D Channel 7 input
P1C — CMOS PWM output RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT — CMOS Comparator C2 output P1B — CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS PORTC I/O VDD P1A — CMOS PORTC I/O VDD VDD Power — POSitive supply VSS VSS Power — Ground reference		C12IN3-	AN	_	Comparators C1 and C2 inverting input
RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT — CMOS Comparator C2 output P1B — CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS CApture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference		P1C	_	CMOS	PWM output
C2OUT - CMOS Comparator C2 output P1B - CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output P1A - CMOS PWM output VDD VDD Power - Positive supply Vss Vss Power - Ground reference	RC4/C2OUT/P1B	RC4	TTL	CMOS	PORTC I/O
P1B — CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference		C2OUT	_	CMOS	Comparator C2 output
RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference		P1B	—	CMOS	PWM output
CCP1 ST CMOS Capture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference	RC5/CCP1/P1A	RC5	TTL	CMOS	PORTC I/O
P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference		CCP1	ST	CMOS	Capture input/Compare output
VDD VDD Power — Positive supply Vss Vss Power — Ground reference		P1A	_	CMOS	PWM output
Vss Vss Power — Ground reference	Vdd	Vdd	Power	_	Positive supply
	Vss	Vss	Power	_	Ground reference

Legend:

AN = Analog input or outputCMOS = CMOS compatible input or outputHV = High VoltageST = Schmitt Trigger input with CMOS levelsTTL = TTL compatible inputXTAL = Crystal

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16F610/616/16HV610/616 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-3FF) for the PIC16F610/16HV610 and the first 2K x 14 (0000h-07FFh) for the PIC16F616/16HV616 is physically implemented. Accessing a location above these boundaries will cause a wraparound within the first 1K x 14 space (PIC16F610/16HV610) and 2K x 14 space (PIC16F616/16HV616). The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F610/16HV610



FIGURE 2-2:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16F616/16HV616



2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- · the Reset status

-n = Value at POR

• the bank select bits for data memory (RAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as `000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see the **Section 13.0 "Instruction Set Summary"**.

- Note 1: Bits IRP and RP1 of the STATUS register are not used by the PIC16F610/616/16HV610/616 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C</u> and <u>DC</u> bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

x = Bit is unknown

REGISTER 2-1: STATUS: STATUS REGISTER

'1' = Bit is set

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	С	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bi	t	U = Unimplemented bit, read as '0'				

'0' = Bit is cleared

bit 7	IRP: This bit is reserved and should be maintained as '0'
bit 6	RP1: This bit is reserved and should be maintained as '0'
bit 5	RP0: Register Bank Select bit (used for direct addressing) 1 = Bank 1 (80h – FFh) 0 = Bank 0 (00h – 7Fh)
bit 4	TO: Time-out bit
	 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions), For Borrow, the polarity is reversed. 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	C : Carry/Borrow bit ⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in Figure 2-5 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-5 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<12:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 5 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 13 bits of the program counter will change to the values contained in the PCLATH register.

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). Care should be exercised when jumping into a look-up table or program branch table (computed GOTO) by modifying the PCL register. Assuming that PCLATH is set to the table start address, if the table length is greater than 255 instructions or if the lower 8 bits of the memory address rolls over from 0xFF to 0x00 in the middle of the table, then PCLATH must be incremented for each address rollover that occurs between the table beginning and the target location within the table.

For more information refer to Application Note AN556, "Implementing a Table Read" (DS00556).

2.3.2 STACK

The PIC16F610/616/16HV610/616 Family has an 8-level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR and the IRP bit of the STATUS register, as shown in Figure 2-7.

A simple program to clear RAM location 40h-4Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1:	INDIRECT ADDRESSING

	MOVLW	0x40	;initialize pointer		
	MOVWF	FSR	;to RAM		
NEXT	CLRF	INDF	;clear INDF register		
	INCF	FSR, F	;inc pointer		
	BTFSS	FSR,4	;all done?		
	GOTO	NEXT	;no clear next		
CONTINUE			;yes continue		

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3 ⁽¹⁾	ANS2 ⁽¹⁾	ANS1	ANS0	1111 1111	1111 1111
CM1CON0	C10N	C10UT	C10E	C1POL	—	C1R	C1CH1	C1CH0	0000 -000	0000 -000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	—	C2R	C2CH1	C2CH0	0000 -000	0000 -000
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
IOCA	—	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
OPTION_REG	RAPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
PORTA	_		RA5	RA4	RA3	RA2	RA1	RA0	x0 x000	u0 u000
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
WPUA	_	_	WPUA5	WPUA4	_	WPUA2	WPUA1	WPUA0	11 -111	11 -111

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

 $\label{eq:Legend: Legend: Legend: u = unchanged, - = unimplemented locations read as `0'. Shaded cells are not used by PORTA.$

Note 1: For PIC16F616/HV616 only.

4.3 PORTC and the TRISC Registers

PORTC is a general purpose I/O port consisting of 6 bidirectional pins. The pins can be configured for either digital I/O or analog input to A/D Converter (ADC) or Comparator. For specific information about individual functions such as the Enhanced CCP or the ADC, refer to the appropriate section in this data sheet.

Note:	The ANSEL register must be initialized to
	configure an analog channel as a digital
	input. Pins configured as analog inputs will
	read '0' and cannot generate an interrupt.

EXAMPLE 4-2: INITIALIZING PORTC

BCF	STATUS, RPO	;Bank 0
CLRF	PORTC	;Init PORTC
BSF	STATUS, RPO	;Bank 1
CLRF	ANSEL	;digital I/O
MOVLW	0Ch	;Set RC<3:2> as inputs
MOVWF	TRISC	;and set RC<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0

REGISTER 4-6: PORTC: PORTC REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-0	R/W-0	R/W-x	R/W-x
—	—	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented:	Read	as	'0'
				-

bit 5-0 RC<5:0>: PORTC I/O Pin bit

1 = PORTC pin is > VIH

0 = PORTC pin is < VIL

REGISTER 4-7: TRISC: PORTC TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

TRISC<5:0>: PORTC Tri-State Control bit

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

bit 5-0

6.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of TCY as determined by the Timer1 prescaler.

6.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When counting, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC without CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge.

6.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

6.4 Timer1 Oscillator

A low-power 32.768 kHz crystal oscillator is built-in between pins OSC1 (input) and OSC2 (output). The oscillator is enabled by setting the T1OSCEN control bit of the T1CON register. The oscillator will continue to run during Sleep.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator or when the oscillator is in the LP Oscillator mode. The user must provide a software time delay to ensure proper oscillator start-up.

TRISA5 and TRISA4 bits are set when the Timer1 oscillator is enabled. RA5 and RA4 bits read as '0' and TRISA5 and TRISA4 bits read as '1'.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

- Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.
- Note: In asynchronous counter mode or when using the internal oscillator and T1ACS=1, Timer1 can not be used as a time base for the capture or compare modes of the ECCP module (for PIC16F616/HV616 only).

6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

6.6 Timer1 Gate

Timer1 gate source is software configurable to be the T1G pin or the output of Comparator C2. This allows the device to directly time external events using T1G or analog events using Comparator C2. See the CM2CON1 register (Register 8-3) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D converter and many

8.7 Comparator Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-6. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



FIGURE 8-6: ANALOG INPUT MODEL

9.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 9-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable bit	t	U = Unimpleme	ented bit, read a	is '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unknow	wn
b.: 7		nuoraian Daault I		h.:4			
DIT 7	1 = Right justif 0 = Left justifie	ied ied	-ormat Select	DIT			
bit 6	VCFG: Voltage 1 = VREF pin 0 = VDD	e Reference bit					
bit 5-2	CHS<3:0>: Ar 0000 = Chan 0001 = Chan 0010 = Chan 0010 = Chan 0100 = Chan 0101 = Chan 0110 = Chan 0111 = Chan 1000 = Rese 1001 = Rese 1010 = Rese 1011 = Rese 1011 = Rese 1100 = CVRE 1101 = 0.6V 1110 = 1.2V 1111 = Rese	alog Channel Sel nel 00 (AN0) nel 01 (AN1) nel 02 (AN2) nel 03 (AN3) nel 04 (AN4) nel 05 (AN5) nel 06 (AN6) nel 07 (AN7) rved – do not use rved – do not use rved – do not use F Fixed Voltage Ref Fixed Voltage Ref	ect bits erence ⁽¹⁾ erence ⁽¹⁾				
bit 1	GO/DONE: A// 1 = A/D conve This bit is a 0 = A/D conve	D Conversion Sta rsion cycle in prog automatically clea rsion completed/r	tus bit gress. Setting t red by hardwa lot in progress	his bit starts an A re when the A/D c	/D conversion c conversion has (ycle. completed.	
bit 0	ADON: ADC E 1 = ADC is ena 0 = ADC is dis	Enable bit abled abled and consur	nes no operati	ng current			
Note 1:	When the CHS<3:0	> bits change to s	elect the 1.2V	or 0.6V Fixed Volt	tage Reference	the reference out	put voltage will

Note 1: When the CHS<3:0> bits change to select the 1.2V or 0.6V Fixed Voltage Reference, the reference output voltage will have a transient. If the Comparator module uses this VP6 reference voltage, the comparator output may momentarily change state due to the transient.

REGISTER 9-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0 (READ-ONLY)

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		t	U = Unimplemented bit, read as '0'				

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper 8 bits of 10-bit conversion result

REGISTER 9-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0 (READ-ONLY)

R-x	R-x	U-0	U-0	U-0	U-0	U-0	U-0
ADRES1	ADRES0	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			wn	

bit 7-6	ADRES<1:0>: ADC Result Register bits
bit 5-0	Reserved: Do not use.

REGISTER 9-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1 (READ-ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	R-x	R-x
—	—	—	—	—	—	ADRES9	ADRES8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	; '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper 2 bits of 10-bit conversion result

REGISTER 9-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1 (READ-ONLY)

| R-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower 8 bits of 10-bit conversion result

10.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shootthrough current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 10-16 for illustration. The lower seven bits of the associated PWM1CON register (Register 10-3) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

FIGURE 10-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



FIGURE 10-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



NOTES:

12.3.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See **Section 15.0** "**Electrical Specifications**" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see **Section 12.3.4** "**Brown-out Reset (BOR)**").

Note: The POR circuit does not produce an internal Reset when VDD declines. To reenable the POR, VDD must reach Vss for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

12.3.2 MCLR

PIC16F610/616/16HV610/616 has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

Voltages applied to the MCLR pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by clearing the $\overline{\text{MCLRE}}$ bit in the Configuration Word register. When $\overline{\text{MCLRE}} = 0$, the Reset signal to the chip is generated internally. When the $\overline{\text{MCLRE}} = 1$, the RA3/ $\overline{\text{MCLR}}$ pin becomes an external Reset input. In this mode, the RA3/ $\overline{\text{MCLR}}$ pin has a weak pull-up to VDD.

FIGURE 12-2:



12.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from an internal RC oscillator. For more information, see **Section 3.4** "Internal Clock Modes". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip due to:

- VDD variation
- Temperature variation
- Process variation

See DC parameters for details (Section 15.0 "Electrical Specifications").

Note:	Voltage spikes below Vss at the MCLR
	pin, inducing currents greater than 80 mA,
	may cause latch-up. Thus, a series resis-
	tor of 50-100 Ω should be used when
	applying a "low" level to the MCLR pin,
	rather than pulling this pin directly to Vss.

12.3.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- PWRT time-out is invoked after POR has expired.
- OST is activated after the PWRT time-out has expired.

The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 12-4, Figure 12-5 and Figure 12-6 depict time-out sequences.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then, bringing $\overline{\text{MCLR}}$ high will begin execution immediately (see Figure 12-5). This is useful for testing purposes or to synchronize more than one PIC16F610/616/ 16HV610/616 device operating in parallel.

Table 12-5 shows the Reset conditions for some special registers, while Table 12-4 shows the Reset conditions for all the registers.

12.3.6 POWER CONTROL (PCON) REGISTER

The Power Control register PCON (address 8Eh) has two Status bits to indicate what type of Reset occurred last.

Bit 0 is $\overline{\text{BOR}}$ (Brown-out). $\overline{\text{BOR}}$ is unknown on Poweron Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{\text{BOR}} = 0$, indicating that a Brown-out has occurred. The $\overline{\text{BOR}}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see **Section 12.3.4** "**Brown-out Reset (BOR)**".

Occillator Configuration	Powe	er-up	Brown-o	Wake-up from	
	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep
XT, HS, LP	TPWRT + 1024 • Tosc	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc
RC, EC, INTOSC	TPWRT	—	TPWRT	—	—

TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

TABLE 12-2: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition
0	х	1	1	Power-on Reset
u	0	1	1	Brown-out Reset
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during Sleep

Legend: u = unchanged, x = unknown

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets ⁽¹⁾
PCON	_		_	_			POR	BOR	dd	uu
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOR.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

RLF	Rotate Left f through Carry				
Syntax:	[<i>label</i>] RLF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	See description below				
Status Affected:	С				
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	RLF REG1,0				
	Before Instruction				
	REG1 = 1110 0110				
	C = 0				
	After Instruction				
	REG1 = 1110 0110				
	$W = 1100 \ 1100$				
	C = 1				

SI FFP	Enter Sleen mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$00h \rightarrow WDT$,
	$0 \rightarrow WDT$ prescaler,
	$1 \rightarrow \overline{\overline{\text{TO}}},$
	$0 \rightarrow PD$
Status Affected:	TO, PD
Description:	The power-down Status bit, \overline{PD} is cleared. Time-out Status bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	C Register f

SUBLW	Subtract W	from literal			
Syntax:	[label] SU	JBLW k			
Operands:	$0 \le k \le 255$				
Operation:	$k \text{ - } (W) \to (W)$				
Status Affected:	C, DC, Z				
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.				
	Result	Condition			
	•	\A/			

C = 0	W > k
C = 1	$W \leq k$
DC = 0	W<3:0> > k<3:0>
DC = 1	W<3:0> ≤ k<3:0>

15.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40° to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +6.5V
Voltage on MCLR with respect to Vss	0.3V to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	
Maximum current out of Vss pin	95 mA
Maximum current into Vod pin	95 mA
Input clamp current, Iık (Vı < 0 or Vı > VDD)	± 20 mA
Output clamp current, Ioк (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTC (combined)	90 mA
Maximum current sourced PORTA and PORTC (combined)	90 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + \sum {(VI IOL).	о – Vон) х Iон} + ∑(Vol х

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.



FIGURE 15-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING













FIGURE 16-20: PIC16HV610/616 IDD EC (1 MHz) vs. VDD

















