# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f616-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### PIC16F616/16HV616 16-Pin Diagram (QFN)



TABLE 4:	PIC16F616/16HV616	<b>16-PIN SUMMARY</b>

I/O	Pin	Analog	Comparators	Timers	ners CCP Interrupts Pull-ups		Basic	
RA0	12	AN0	C1IN+	—	—	IOC	Y	ICSPDAT
RA1	11	AN1/VREF	C12IN0-	—	—	IOC	Y	ICSPCLK
RA2	10	AN2	C1OUT	T0CKI	—	INT/IOC	Y	_
RA3 <sup>(1)</sup>	3		—	_	_	IOC	Y(2)	MCLR/VPP
RA4	2	AN3	—	T1G	_	IOC	Y	OSC2/CLKOUT
RA5	1		—	T1CKI	—	IOC	Y	OSC1/CLKIN
RC0	9	AN4	C2IN+	—	—	—	—	—
RC1	8	AN5	C12IN1-	_	—	—	—	—
RC2	7	AN6	C12IN2-	—	P1D	—	_	—
RC3	6	AN7	C12IN3-	—	P1C	—	—	—
RC4	5	_	C2OUT	_	P1B	—	—	—
RC5	4		—	—	CCP1/P1A	—	—	—
	16	_	—		—		—	VDD
—	13	_			_		_	Vss

Note 1: Input only.

2: Only when pin is configured for external MCLR.

### 2.0 MEMORY ORGANIZATION

### 2.1 Program Memory Organization

The PIC16F610/616/16HV610/616 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-3FF) for the PIC16F610/16HV610 and the first 2K x 14 (0000h-07FFh) for the PIC16F616/16HV616 is physically implemented. Accessing a location above these boundaries will cause a wraparound within the first 1K x 14 space (PIC16F610/16HV610) and 2K x 14 space (PIC16F616/16HV616). The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

### FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F610/16HV610



### FIGURE 2-2:

### PROGRAM MEMORY MAP AND STACK FOR THE PIC16F616/16HV616



### 2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- · the Reset status

-n = Value at POR

• the bank select bits for data memory (RAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as `000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see the **Section 13.0 "Instruction Set Summary"**.

- Note 1: Bits IRP and RP1 of the STATUS register are not used by the PIC16F610/616/16HV610/616 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
  - 2: The <u>C</u> and <u>DC</u> bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

x = Bit is unknown

### REGISTER 2-1: STATUS: STATUS REGISTER

'1' = Bit is set

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
IRP	RP1	RP0	TO	PD	Z	DC	С		
bit 7 bit									
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					

'0' = Bit is cleared

bit 7	IRP: This bit is reserved and should be maintained as '0'
bit 6	RP1: This bit is reserved and should be maintained as '0'
bit 5	<b>RP0:</b> Register Bank Select bit (used for direct addressing) 1 = Bank 1 (80h – FFh) 0 = Bank 0 (00h – 7Fh)
bit 4	TO: Time-out bit
	<ul> <li>1 = After power-up, CLRWDT instruction or SLEEP instruction</li> <li>0 = A WDT time-out occurred</li> </ul>
bit 3	<b>PD:</b> Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	<b>Z:</b> Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	<b>DC:</b> Digit Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions), For Borrow, the polarity is reversed. 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	<b>C</b> : Carry/Borrow bit <sup>(1)</sup> (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

### 2.2.2.4 PIE1 Register

The PIE1 register contains the peripheral interrupt enable bits, as shown in Register 2-4.

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

### REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
—	ADIE <sup>(1)</sup>	CCP1IE <sup>(1)</sup>	C2IE	C1IE	—	TMR2IE <sup>(1)</sup>	TMR1IE
bit 7							bit 0

Legend:				
R = Read	lable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	Unimple	emented: Read as '0'		
bit 6	ADIE: A	/D Converter (ADC) Interrupt	Enable bit <sup>(1)</sup>	
	1 = Ena 0 = Disa	bles the ADC interrupt bles the ADC interrupt		
bit 5	CCP1IE	: CCP1 Interrupt Enable bit <sup>(1)</sup>		
	1 = Ena 0 = Disa	bles the CCP1 interrupt bles the CCP1 interrupt		
bit 4	<b>C2IE:</b> C	omparator C2 Interrupt Enabl	e bit	
	1 <b>= Ena</b>	bles the Comparator C2 inter	rupt	
	0 = Disa	bles the Comparator C2 inter	rupt	
bit 3	<b>C1IE:</b> C	omparator C1 Interrupt Enabl	e bit	
	1 = Ena 0 = Disa	bles the Comparator C1 internubles the Comparator C1 internubles the Comparator C1 internubles	rupt rupt	
bit 2	Unimple	emented: Read as '0'		
bit 1	TMR2IE	: Timer2 to PR2 Match Interru	upt Enable bit <sup>(1)</sup>	
	1 <b>= Ena</b>	bles the Timer2 to PR2 match	interrupt	
	0 = Disa	bles the Timer2 to PR2 matcl	h interrupt	
bit 0	TMR1IE	: Timer1 Overflow Interrupt E	nable bit	
	1 <b>= Ena</b>	bles the Timer1 overflow inter	rrupt	
	0 = Disa	bles the Timer1 overflow inte	rrupt	
Note 1:	PIC16F616/1	6HV616 only. PIC16F610/16	HV610 unimplemented, read	<b>as</b> '0'.

### 3.3.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

In RC mode, the RC circuit connects to OSC1. OSC2/ CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the external RC mode connections.



### FIGURE 3-5: EXTERNAL RC MODES

In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes an additional general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

### 3.4 Internal Clock Modes

The Oscillator module provides a selectable system clock source of either 4 MHz or 8 MHz. The selectable frequency is configured through the IOSCFS bit of the Configuration Word.

The frequency of the internal oscillator can be can be user-adjusted via software using the OSCTUNE register.

### 3.4.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection or the FOSC<2:0> bits in the Configuration Word register (CONFIG). See Section 12.0 "Special Features of the CPU" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **INTOSCIO** mode, OSC1/CLKIN and OSC2/CLKOUT are available for general purpose I/O.

### 6.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of TCY as determined by the Timer1 prescaler.

### 6.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When counting, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC without CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be							
	registered by the counter prior to the first							
	incrementing rising edge.							

### 6.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

### 6.4 Timer1 Oscillator

A low-power 32.768 kHz crystal oscillator is built-in between pins OSC1 (input) and OSC2 (output). The oscillator is enabled by setting the T1OSCEN control bit of the T1CON register. The oscillator will continue to run during Sleep.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator or when the oscillator is in the LP Oscillator mode. The user must provide a software time delay to ensure proper oscillator start-up.

TRISA5 and TRISA4 bits are set when the Timer1 oscillator is enabled. RA5 and RA4 bits read as '0' and TRISA5 and TRISA4 bits read as '1'.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

### 6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

- Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.
- Note: In asynchronous counter mode or when using the internal oscillator and T1ACS=1, Timer1 can not be used as a time base for the capture or compare modes of the ECCP module (for PIC16F616/HV616 only).

### 6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

### 6.6 Timer1 Gate

Timer1 gate source is software configurable to be the T1G pin or the output of Comparator C2. This allows the device to directly time external events using T1G or analog events using Comparator C2. See the CM2CON1 register (Register 8-3) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D converter and many



### 6.12 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 6-1, is used to control Timer1 and select the various features of the Timer1 module.

### REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	₹/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
T1GINV <sup>(1)</sup>	TMR1GE <sup>(2)</sup>	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	
bit 7							bit 0	

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	<b>T1GINV:</b> Timer1 Gate Invert bit <sup>(1)</sup> 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low)
bit 6	TMR1GE: Timer1 Gate Enable bit <sup>(2)</sup> If TMR1ON = 0:         This bit is ignored         If TMR1ON = 1:         1 = Timer1 counting is controlled by the Timer1 Gate function         0 = Timer1 is always counting
bit 5-4	<b>T1CKPS&lt;1:0&gt;:</b> Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale Value 10 = 1:4 Prescale Value 01 = 1:2 Prescale Value 00 = 1:1 Prescale Value
bit 3	<b>TIOSCEN:</b> LP Oscillator Enable Control bit <u>If INTOSC without CLKOUT oscillator is active:</u> 1 = LP oscillator is enabled for Timer1 clock 0 = LP oscillator is off <u>Else:</u> This bit is ignored

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0 <sup>(1)</sup>	ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	0000 0000
ADCON1 <sup>(1)</sup>	_	ADCS2	ADCS1	ADCS0	—	_	—	_	-000	-000
ANSEL	ANS	ANS6	ANS5	ANS4	ANS3 <sup>(1)</sup>	ANS2 <sup>(1)</sup>	ANS1	ANS0	1111 1111	1111 1111
ADRESH <sup>(1,2)</sup>	A/D Result	Register Hig	h Byte						xxxx xxxx	uuuu uuuu
ADRESL <sup>(1,2)</sup>	A/D Result	Register Lov	v Byte						xxxx xxxx	uuuu uuuu
INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
PIE1	_	ADIE <sup>(1)</sup>	CCP1IE <sup>(1)</sup>	C2IE	C1IE	_	TMR2IE <sup>(1)</sup>	TMR1IE	-000 0-00	-000 0-00
PIR1	_	ADIF <sup>(1)</sup>	CCP1IF <sup>(1)</sup>	C2IF	C1IF	_	TMR2IF <sup>(1)</sup>	TMR1IF	-000 0-00	-000 0-00
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	x0 x000	u0 u000
PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx 00xx	uu 00uu
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISC	_	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111

#### **TABLE 9-2:** SUMMARY OF ASSOCIATED ADC REGISTERS

x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for ADC module. Legend:

Note 1:

PIC16F616/16HV616 only. 2: Read-only Register.

### 10.4 PWM (Enhanced Mode)

The Enhanced PWM Mode can generate a PWM signal on up to four different output pins with up to 10-bits of resolution. It can do this through four different PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the P1M bits of the CCP1CON register must be set appropriately.

The PWM outputs are multiplexed with I/O pins and are designated P1A, P1B, P1C and P1D. The polarity of the PWM pins is configurable and is selected by setting the CCP1M bits in the CCP1CON register appropriately.

Table 10-6 shows the pin assignments for each Enhanced PWM mode.

Figure 10-5 shows an example of a simplified block diagram of the Enhanced PWM module.

**Note:** To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

### FIGURE 10-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE



Note 1: The TRIS register value for each PWM output must be configured appropriately.

- 2: Clearing the CCP1CON register will relinquish ECCP control of all PWM output pins.
- 3: Any pin not used by an Enhanced PWM mode is available for alternate pin functions

### TABLE 10-6: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

ECCP Mode	P1M	CCP1/P1A	P1B	P1C	P1D
Single	00	Yes	No	No	No
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

### 10.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCP1/P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 10-8). This mode can be used for half-bridge applications, as shown in Figure 10-9, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in halfbridge power devices. The value of the PDC<6:0> bits of the PWM1CON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **10.4.6 "Programmable Dead-Band Delay mode"** for more details of the dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.





### FIGURE 10-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



### 10.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shootthrough current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 10-16 for illustration. The lower seven bits of the associated PWM1CON register (Register 10-3) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

### FIGURE 10-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



### FIGURE 10-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
CONFIG <sup>(1)</sup>	IOSCFS	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	—	

### TABLE 12-8: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of all Configuration Word register bits.

### 15.1 DC Characteristics: PIC16F610/616/16HV610/616-I (Industrial) PIC16F610/616/16HV610/616-E (Extended)

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{Ta} \leq +85^{\circ}\mbox{C for industrial} \\ & -40^{\circ}\mbox{C} \leq \mbox{Ta} \leq +125^{\circ}\mbox{C for extended} \end{array}$						
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions		
	Vdd	Supply Voltage							
D001		PIC16F610/616	2.0	—	5.5	V	Fosc < = 4 MHz		
D001		PIC16HV610/616	2.0	—	(2)	V	Fosc < = 4 MHz		
D001B		PIC16F610/616	2.0	—	5.5	V	Fosc < = 8 MHz		
D001B		PIC16HV610/616	2.0	—	(2)	V	Fosc < = 8 MHz		
D001C		PIC16F610/616	3.0	—	5.5	V	Fosc < = 10 MHz		
D001C		PIC16HV610/616	3.0	—	(2)	V	Fosc < = 10 MHz		
D001D		PIC16F610/616	4.5	—	5.5	V	Fosc < = 20 MHz		
D001D		PIC16HV610/616	4.5	—	(2)	V	Fosc < = 20 MHz		
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	—	—	V	Device in Sleep mode		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal		Vss	—	V	See Section 12.3.1 "Power-on Reset (POR)" for details.		
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05			V/ms	See Section 12.3.1 "Power-on Reset (POR)" for details.		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: User defined. Voltage across the shunt regulator should not exceed 5V.

### 15.5 DC Characteristics: PIC16F610/616-E (Extended)

DC CHARACTERISTICS		<b>Standa</b> Operat	ard Oper ing temp	ating Co erature	onditions -40°C	<b>s otherwise stated)</b> 125°C for extended			
Param Device Characteristics		Min	<b>T</b> 4		Unite	Conditions			
No.	Device Characteristics	IVIIN	турт	wax	Units	VDD	Note		
D020E	Power-down Base	—	0.05	4.0	μΑ	2.0	WDT, BOR, Comparators, VREF and		
	Current (IPD) <sup>(2)</sup>	—	0.15	5.0	μΑ	3.0	T1OSC disabled		
	PIC10F010/010	—	0.35	8.5	μΑ	5.0			
D021E		—	0.5	5.0	μΑ	2.0	WDT Current <sup>(1)</sup>		
		—	2.5	8.0	μA	3.0			
		—	9.5	19	μA	5.0			
D022E		—	5.0	15	μΑ	3.0	BOR Current <sup>(1)</sup>		
		_	6.0	19	μΑ	5.0			
D023E		_	105	130	μA	2.0	Comparator Current <sup>(1)</sup> , both		
		_	110	140	μΑ	3.0	comparators enabled		
		—	116	150	μA	5.0			
D024E		_	50	70	μA	2.0	Comparator Current <sup>(1)</sup> , single		
		—	55	75	μΑ	3.0	comparator enabled		
		—	60	80	μA	5.0			
D025E		_	30	40	μA	2.0	CVREF Current <sup>(1)</sup> (high range)		
		_	45	60	μΑ	3.0			
		_	75	105	μA	5.0			
D026E*		—	39	50	μA	2.0	CVREF Current <sup>(1)</sup> (low range)		
		—	59	80	μA	3.0			
		_	98	130	μA	5.0			
D027E		_	5.5	16	μA	2.0	T1OSC Current <sup>(1)</sup> , 32.768 kHz		
		_	7.0	18	μA	3.0			
		—	8.5	22	μA	5.0			
D028E		—	0.2	6.5	μA	3.0	A/D Current <sup>(1)</sup> , no conversion in		
			0.36	10	μΑ	5.0	progress		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

### TABLE 15-2: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym	Characteristic	Freq. Tolerance	Min	Тур†	Max	Units	Conditions		
OS06	TWARM	Internal Oscillator Switch when running <sup>(3)</sup>	—			2	Tosc	Slowest clock		
OS07	INTosc	Internal Calibrated	±1%	3.96	4.0	4.04	MHz	$VDD = 3.5V, T_A = 25^{\circ}C$		
	INTOSC Frequency <sup>(2)</sup> (4MHz)	±2%	3.92	4.0	4.08	MHz	$2.5V \le VDD \le 5.5V$ , 0°C $\le TA \le +85$ °C			
			±5%	3.80	4.0	4.2	MHz	$2.0V \le VDD \le 5.5V$ , -40°C $\le$ TA $\le$ +85°C (Ind.), -40°C $\le$ TA $\le$ +125°C (Ext.)		
OS08	INTosc	Internal Calibrated	±1%	7.92	8.0	8.08	MHz	$VDD = 3.5V, T_A = 25^{\circ}C$		
	INTOSC Frequency <sup>(2)</sup> (8MHz)	±2%	7.84	8.0	8.16	MHz	$2.5V \le VDD \le 5.5V$ , $0^{\circ}C \le TA \le +85^{\circ}C$			
			±5%	7.60	8.0	8.40	MHz	$2.0V \le VDD \le 5.5V$ , -40°C $\le$ TA $\le$ +85°C (Ind.), -40°C $\le$ TA $\le$ +125°C (Ext.)		
OS10*	TIOSC ST	INTOSC Oscillator Wake-	_	5.5	12	24	μS	$VDD = 2.0V, -40^{\circ}C \text{ to } +85^{\circ}C$		
		up from Sleep	—	3.5	7	14	μs	VDD = 3.0V, -40°C to +85°C		
			—	3	6	11	μs	VDD = 5.0V, -40°C to +85°C		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.

3: By design.







### FIGURE 15-12: PIC16F616/16HV616 A/D CONVERSION TIMING (NORMAL MODE)

























### FIGURE 16-26: PIC16HV610/616 IDD EXTRC (4 MHz) vs. VDD









Example

### **17.0 PACKAGING INFORMATION**

### 17.1 Package Marking Information

### 14-Lead PDIP



\* Standard PIC<sup>®</sup> device marking consists of Microchip part number, year code, week code, and traceability code. For PIC<sup>®</sup> device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.