

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 20MHz  |
| Connectivity               | -  |
| Peripherals                | Brown-out Detect/Reset, POR, WDT   |
| Number of I/O              | 11   |
| Program Memory Size        | 1.75KB (1K x 14)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 64 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5V  |
| Data Converters            | -  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 14-TSSOP (0.173", 4.40mm Width)  |
| Supplier Device Package    | 14-TSSOP   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16hv610t-i-st |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **TABLE 1-2:** PIC16F616/16HV616 PINOUT DESCRIPTION

| RA0/ANDICTIN+/ICSPDAT         RA0         TTL         CMOS         PORTA 100 with prog. pul-up and interrupt-on-change           AN0         AN          AD Channel 0 input           ICSPDAT         ST         CMOS         Serial Programming Data 10           RA1/AN1/C12IND-/VKEF/ICSPCLK         RA1         TTL         CMOS         Serial Programming Data 10           RA1         AN          Comparator C1 non-inventing input           ICSPCAT         ST         CMOS         PORTA 10 with prog. pul-up and interrupt-on-change           AN1         AN          External Voltage Reference for AD           ICSPCLK         ST          Estral Voltage Reference for AD           ICSPCLK         ST          Estral Voltage Reference for AD           ICSPCLK         ST          Estral Notarupt and interrupt-on-change           AN2         AN          AD Channel 2 input           INT         ST          Time 0 dock input           INT         ST          MOSE           RA3/MCER/VEP         RA3         TIL         CMOSE           RA4/AN3/TIG/OSC2/LKOUT         RA3         AN          AD Channel 3 input   | Name                         | Function | Input<br>Type | Output<br>Type | Description  |
|---|------------------------------|----------|---------------|----------------|--|
| AN0         AN          AD Channel 0 input           CIN         AN          Comparator C1 non-investing input           ICSPDAT         ST         CMOS         Serial Programming Data IO           RA1/AN1/C12IN0-/VREr/ICSPCLK         RA1         TTL         CMOS         PORTA IO with prog. pull-up and interrupt-on-change           AN0         AN          Comparators C1 and C2 investing input           C12IN0-         AN          Extend Volges Reference or AD           C12IN0-         AN          ADC Channel 2 input           AN2         AN          ADC Channel 2 input           ITG         ST          TImer0 dock input           INT         ST          TImer0 dock input           RA3         ATL          TImer0 dock input           RA4/AN3/TG/OSC/CL/KOUT         RA3         ATL          ADC Parati S input           AN3         AN  | RA0/AN0/C1IN+/ICSPDAT        | RA0      | TTL           | CMOS           | PORTA I/O with prog. pull-up and interrupt-on-change |
| Cinina AN         AN         Comparator C1 non-inverting input           ICSPDAT         57         CMOS         Serial Programming Data I/O           RA1/AN1/C12IN0-/Wser/ICSPCIK         RA1         TL         CMOS         Serial Programming Data I/O           RA1         AN         AN         AD Channel 1 input         AD Channel 1 input           CAUNA         AN         AD Channel 1 input         CMOS           ICSPCIK         ST         AN         CMOS         Serial Programming Clock           RA2/AN2/TOCK/INT/C1OUT         ICSPCIK         ST         AN         CMOS         Serial Programming Clock           RA2         AN         AN         AN         AD Channel 2 input         AD           TIC         ST         AN         AD Channel 2 input         AD         AD           RA3/MCLRVvP         RA3         TL         AD Channel 3 input         AD         AD         AD           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TL         CMOS         PORTA IOU with programming voltage           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TL         CMOS         PORTA IOU with programming voltage           RA4/AN3/TIG/OSC2/CLKIN         RA4         TL         CMOS         PORTA IOU with programming voltage  |                              | AN0      | AN            | _              | A/D Channel 0 input                                  |
| ICSPDAT         ST         CMOS         Serial Programming Data I/O           RA1/AN1/C12IN0-/WEr/ICSPCLK         RA1         AN         -         KMOS         PORTA I/O with yods, prog. pull-up and interrupt-on-change           AN1         AN         -         Kard D Channel 1 input           View         AN         -         External Voltage Reference for A/D           RA2/AN2/T0CK/INT/C10UT         RA2         ST         CMOS         PORTA I/O with prog. pull-up and interrupt-on-change           RA2/AN2/T0CK/INT/C10UT         RA2         ST         -         AVD Channel 2 input           RA2         AN         -         AVD Channel 2 input         AVD Channel 2 input           RA3/MCLEV/VP         RA3         TTL         -         PORTA Input with interrupt-on-change           RA3/AN3/TGOSC2/CLKOUT         RA3         TTL         -         PORTA Input with interrupt-on-change           RA4/AN3/TGOSC2/CLKOUT         RA4         TTL         CMOS         PORTA I/O with intor, pull-up and interrupt-on-change           RA4/AN3/TGOSC2/CLKOUT         RA4         TTL         CMOS         PORTA I/O with intor, pull-up and interrupt-on-change           TTG         ST         -         Title CMOS         PORTA I/O with prog. pull-up and interrupt-on-change           TTG         <  |                              | C1IN+    | AN            | —              | Comparator C1 non-inverting input                    |
| RA1AM1/C121N9-/WEF/ICSPCLK         RA1         TTL         CM09         PORTA //O with prop. pul-up and interrupt-on-change           AN1         AN          AD Channel 1 input           CI2N0-         AN          Comparators C1 and C2 inventing input           Vicer         AN          External Voltage Reference for AD           ICSPCLK         ST          Strain Programming Olcok           RA2         ST         CMOS         PORTA I/O with prop. pul-up and interrupt-on-change           AN2         ST          More and interrupt-on-change           AN2         ST          More and interrupt-on-change           AN2         ST          More and interrupt-on-change           AN3         TTL          PORTA input with interrupt-on-change           RA3/MOLE/VP         RA3         TTL          PORTA input with interrupt-on-change           RA4         TTL         CMOS         PORTA input with interrupt-on-change           RA4         TTL         CMOS         PORTA input with interrupt-on-change           RA4         TTL         CMOS         PORTA input with interrupt-on-change           RA4         AN          AD Channel 3  |                              | ICSPDAT  | ST            | CMOS           | Serial Programming Data I/O                          |
| NMI         AN         AD Channel 1 input           C12N0-         AN          Comparators C1 and C2 inverting input           VREF         AN          External Votage Reference for AD           ICSPCLK         ST          Srial Programming Clock           RA2/AN2/TOCKUINT/C10UT         AR         ST          Srial Programming Clock           RA2         ST          Timed dock input           TOCKI         ST          Timed dock input           TIM         ST          PORTA I/OW througo pull-up and interrupt-on-change           RA3/AN3/TIG/OSC2/CLKOUT         RA3         TTL          PORTA input with interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA i/O with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA i/O with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/LKUN         RA5         TTL         CMOS         PORTA i/O with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/LKUN         RA5         TTL         CMOS         PORTA i/O with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/LKUN         RA5   | RA1/AN1/C12IN0-/VREF/ICSPCLK | RA1      | TTL           | CMOS           | PORTA I/O with prog. pull-up and interrupt-on-change |
| C12IN0.         AN          Comparators C1 and C2 inverting input           VEF         AN          External Voltage Reference for A/D           ICSPCLK         ST          Serial Programming Clock           RA2/AN2/TOCKI/INT/C10UT         RA2         ST         CMOS         PORTA 1/0 with prog. pull-up and interrupt-on-change           AN          AN          ADC channel 2 input           TOCKI         ST          External Interrupt           TOCKI         ST          External Interrupt-on-change           AN          ADC channel 2 input         Comparator 1 output           RA3         TTL          Master Claer winiternal pull-up           VP         H/V          PORTA l/O with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA l/O with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA l/O with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKIN         RA4         TTL         CMOS         PORTA l/O with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKIN         TTL  |                              | AN1      | AN            | _              | A/D Channel 1 input                                  |
| Viter         AN          External Voltage Reference for A/D           ICSPCLK         ST         CMOS         PORTa I/O with prog. pul-up and interrupt-on-change           AN2         AN          A/D Channel 2 input           TOCKI         ST          A/D Channel 2 input           TOCKI         ST          A/D Channel 2 input           TOCKI         ST          External Interrupt           CIOUT          CMOS         Comparator C1 output           RA3         TTL          PORTA input with interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA3         AN          PORTA input with interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA input with interrupt-on-change           RA4/AN1/TIG/OSC2/CLKIN         RA5         TTL         CMOS         PORTA input   |                              | C12IN0-  | AN            | —              | Comparators C1 and C2 inverting input                |
| ICSPCLK         ST  |                              | VREF     | AN            | —              | External Voltage Reference for A/D                   |
| RA2/AN2/TOCK/I/INT/C10UT         RA2         ST         CMOS         PORTA I/O with prog. pull-up and interrupt-on-change           AN2         AN         -         A/D Channel 2 input           INTCKI         ST         -         External Interrupt           C10UT         -         CMOS         Comparator C1 output           RA3/MCLR/VPP         RA3         TTL         -         PORTA input with interrupt-on-change           MCLR         ST         -         Master Clear winternal pull-up           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA input with interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA input with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA input with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA input with prog. pull-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKIN         RA4         TTL         CMOS         Post2/4 output           RA4/AN3/TIG/OSC2/CLKIN         RA5         TTL         CMOS         Post2/4 output           RA5/TICKI/OSC1/CLKIN         RA5         TTL         CMOS         Post   |                              | ICSPCLK  | ST            | —              | Serial Programming Clock                             |
| AN2         AN  | RA2/AN2/T0CKI/INT/C1OUT      | RA2      | ST            | CMOS           | PORTA I/O with prog. pull-up and interrupt-on-change |
| TOCKI         ST  |                              | AN2      | AN            | —              | A/D Channel 2 input                                  |
| INT         ST          External Interrupt           RA3/MCLR/VeP         RA3         TTL          PORTA Input with Interrupt-on-change           RA3/MCLR/VeP         RA3         ST          PoRTA Input with Interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         ST          PoRTA Input with Interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA I/O with prog.pul-up and interrupt-on-change           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA I/O with prog.pul-up and interrupt-on-change           RA5         ST          Timer1 gate (count enable)         St           OSC2          XTAL         Crystal/Resonator           CLKOUT          CMOS         PORTA I/O with prog.pul-up and interrupt-on-change           RA5         TTL         CMOS         PORTA I/O with prog.pul-up and interrupt-on-change           RA5         TTL         CMOS         PORTA I/O with prog.pul-up and interrupt-on-change           RA5         TTL         CMOS         PORTA I/O with prog.pul-up and interrupt-on-change           RC1/AN7/CLXINS         RA5         TTL         CMOS         PORTA I/O with prog.pul-up and interrupt-on-change <td></td> <td>T0CKI</td> <td>ST</td> <td>_</td> <td>Timer0 clock input</td>  |                              | T0CKI    | ST            | _              | Timer0 clock input                                   |
| C10UT          CMOS         Comparator C1 output           RA3/MCLR/VP         RA3         TTL          PORTA input with interupt-on-change           MCLR         ST          Master Clear winternal pull-up           VPP         HV          Programming voltage           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA Ir/O with prog. pull-up and interrupt-on-change           AN3         AN          A/D Channel 3 input            TIG         ST          Master Clear winternal pull-up and interrupt-on-change           AN3         AN          A/D Channel 3 input           TIG         ST          Timer 1 gate (count enable)           OSC2          XTAL         Crystal/Resonator           CLKOUT          CMOS         Fosc/4 output           RA5/TICKI/OSC1/CLKIN         RC0         TTL         CMOS         PORTA input Met prog. pull-up and interrupt-on-change           TICKI         ST          Iterrupt count from the prog. pull-up and interrupt-on-change           TICKI         ST          Iterrupt count from the prog. pull-up and interrupt-on-change           TICKI  |                              | INT      | ST            | _              | External Interrupt                                   |
| RA3         TTL   |                              | C1OUT    | —             | CMOS           | Comparator C1 output                                 |
| MCLR         ST   | RA3/MCLR/Vpp                 | RA3      | TTL           | —              | PORTA input with interrupt-on-change                 |
| VPP         HV          Programming voltage           RA4/AN3/TIG/OSC2/CLKOUT         RA4         TTL         CMOS         PORTA I/O with prog.pull-up and interrupt-on-change           AN3         AN          AD Channel 3 input           TIG         ST          Timer1 gate (count enable)           OSC2          XTAL         Crystal/Resonator           CLKOUT          CMOS         FOSC/4 output           RA5/T1CKI/OSC1/CLKIN         RA5         TTL         CMOS         FOSC/4 output           RA5/T1CKI/OSC1/CLKIN         RA5         TTL         CMOS         PORTA I/O with prog.pull-up and interrupt-on-change           T1CKI         ST          Timer1 clock input         Channel 3           RC0/AN4/C2IN+         RA5         TTL         CMOS         PORTC I/O           RC1/AN5/C12IN-         RC0         TTL         CMOS         PORTC I/O           RC1/AN5/C12IN1-         RC1         TTL         CMOS         PORTC I/O           RC2/AN5/C12IN2-/P1D         RC2         TTL         CMOS         PORTC I/O           RC3/AN7/C12IN2-/P1D         RC3         TTL         CMOS         PORTC I/O           RC3/AN7/C12IN3-/P1C   |                              | MCLR     | ST            | _              | Master Clear w/internal pull-up                      |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |                              | Vpp      | HV            | _              | Programming voltage                                  |
| AN3ANA/D Channel 3 input $\overline{T1G}$ STTimer1 gate (count enable)OSC2XTALCrystal/ResonatorOLKOUTCMOSFOsc/4 outputRA5/T1CKI/OSC1/CLKINRA5TTLCMOSFOsc/4 outputRA5/T1CKI/OSC1/CLKINRA5TTLCMOSFOsc/4 outputRC0/AN4/C2IN+RC0TTLCMOSFORTA I/O with prog. pull-up and interrupt-on-changeT1CKISTTimer1 clock inputCC/AN4/C2IN+RC0TTLCMOSPORTC I/ORC1/AN5/C12IN1-RC1TTLCMOSPORTC I/ORC1/AN5/C12IN1-RC1TTLCMOSPORTC I/ORC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/ORC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/ORC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC5 </td <td>RA4/AN3/T1G/OSC2/CLKOUT</td> <td>RA4</td> <td>TTL</td> <td>CMOS</td> <td>PORTA I/O with prog. pull-up and interrupt-on-change</td>   | RA4/AN3/T1G/OSC2/CLKOUT      | RA4      | TTL           | CMOS           | PORTA I/O with prog. pull-up and interrupt-on-change |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$   |                              | AN3      | AN            | _              | A/D Channel 3 input                                  |
| OSC2          XTAL         Crystal/Resonator           CLKOUT          CMOS         Fosc/4 output           RA5/T1CKI/OSC1/CLKIN         RA5         TTL         CMOS         Fosc/4 output           RA5/T1CKI/OSC1/CLKIN         RA5         TTL         CMOS         PORTA I/O with prog. pull-up and interrupt-on-change           T1CKI         ST          Timer1 clock input           OSC1         XTAL          Crystal/Resonator           CLKIN         ST          External clock input/RC oscillator connection           RC0/AN4/C2IN+         RC0         TTL         CMOS         PORTC I/O           AN4         AN          A/D Channel 4 input           C2IN+         AN          Comparator C2 non-inverting input           RC1/AN5/C12IN1-         RC1         TTL         CMOS         PORTC I/O           AN5         AN          A/D Channel 5 input         Cit2IN1-           C12IN1-         AN          Comparators C1 and C2 inverting input           RC2/AN6/C12IN2-/P1D         RC2         TTL         CMOS         PORTC I/O           AN6         AN          A/D Channel 6 input         Cit2   |                              | T1G      | ST            | _              | Timer1 gate (count enable)                           |
| $ \begin{array}{ c c c c c c } \hline CLKOUT & - & CMOS & Fosc/4 output \\ \hline FAS(T1CKI/OSC1/CLKIN \\ \hline RA5 & TTL & CMOS & PORTA I/O with prog. pull-up and interrupt-on-change \\ \hline T1CKI & ST & - & Timerf clock input \\ \hline OSC1 & XTAL & - & Crystal/Resonator \\ \hline OSC1 & XTAL & - & Crystal/Resonator \\ \hline CLKIN & ST & - & External clock input/RC oscillator connection \\ \hline RC0/AN4/C2IN+ & RC0 & TTL & CMOS & PORTC I/O \\ \hline AN4 & AN & - & A/D Channel 4 input \\ \hline C2IN+ & AN & - & Comparator C2 non-inverting input \\ \hline C2IN+ & AN & - & Comparator C2 non-inverting input \\ \hline C2IN+ & AN & - & A/D Channel 5 input \\ \hline C2IN+ & AN & - & A/D Channel 5 input \\ \hline C12IN1 & AN & - & Comparators C1 and C2 inverting input \\ \hline C12IN1 & AN & - & Comparators C1 and C2 inverting input \\ \hline C12IN2 & AN & - & A/D Channel 6 input \\ \hline C12IN2 & AN & - & CMOS & PORTC I/O \\ \hline AN6 & AN & - & A/D Channel 6 input \\ \hline C12IN2 & AN & - & CMOS & PORTC I/O \\ \hline AN6 & AN & - & A/D Channel 7 input \\ \hline P1D & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORT U [POID = 0 ] \\ \hline P1A & - & CMOS & PORT U [POID = 0 ] \\ \hline C2O & CCP1 & ST & CMOS & Capture input/Compare output \\ \hline P1A & - & CMOS & PORT U [POID = 0 ] \\ \hline VDD & VOD & POwer & - & Positive supply \\ \hline VSS & VSS & VSS & VSS & POWer & - & Ground reference \\ \hline \end{array}$ |                              | OSC2     | _             | XTAL           | Crystal/Resonator                                    |
| RA5/T1CKI/OSC1/CLKIN         RA5         TTL         CMOS         PORTA I/O with prog. pull-up and interrupt-on-change           T1CKI         ST         —         Timer1 clock input         OSC1         XTAL         —         Crystal/Resonator           CCI/AN4/C2IN+         RC0         TTL         CMOS         PORTC I/O         External clock input/RC oscillator connection           RC1/AN5/C12IN1-         RC1         TTL         CMOS         PORTC I/O           RC2/AN6/C12IN1-         RC1         TTL         CMOS         PORTC I/O           RC2/AN6/C12IN2-/P1D         RC2         TTL         CMOS         PORTC I/O           RC2/AN6/C12IN2-/P1D         RC2         TTL         CMOS         PORTC I/O           RC3/AN7/C12IN3-/P1C         RC2         TTL         CMOS         PORTC I/O           RC4/C2OUT/P1B         RC3         TTL         CMOS         PORTC I/O           RC4/C2OUT/P1B         RC3         TTL         CMOS         PORTC I/O           RC4/C2OUT/P1B         RC4         TTL         CMOS         PORTC I/O           RC4/C2OUT/P1B         RC4         TTL         CMOS         PORTC I/O           RC4/C2OUT/P1B         RC5         TTL         CMOS         PWM output  |                              | CLKOUT   | _             | CMOS           | Fosc/4 output  |
| T1CKI         ST         —         Timer1 clock input           OSC1         XTAL         —         Crystal/Resonator           CLKIN         ST         —         External clock input/RC oscillator connection           RC0/AN4/C2IN+         RC0         TTL         CMOS         PORTC I/O           AN4         AN         —         A/D Channel 4 input           C2IN+         AN         —         Comparator C2 non-inverting input           RC1/AN5/C12IN1-         RC1         TTL         CMOS         PORTC I/O           AN5         AN         —         A/D Channel 5 input         C121N1-           RC2/AN6/C12IN2-/P1D         RC2         TTL         CMOS         PORTC I/O           RC3/AN7/C12IN3-/P1C         RC2         TTL         CMOS         PORTC I/O           RC3/AN7/C12IN3-/P1C         RC3         TTL         CMOS         PORTC I/O           RC4/C2OUT/P1B         RC3         TTL         CMOS         PORTC I/O           RC4/C2OUT/P1B         RC3         TTL         CMOS         PORTC I/O           RC4/C2OUT/P1B         RC4         TTL         CMOS         PORTC I/O           RC5/CCP1/P1A         RC5         TTL         CMOS         PORTC I/O   | RA5/T1CKI/OSC1/CLKIN         | RA5      | TTL           | CMOS           | PORTA I/O with prog. pull-up and interrupt-on-change |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$   |                              | T1CKI    | ST            | _              | Timer1 clock input                                   |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$   |                              | OSC1     | XTAL          | _              | Crystal/Resonator                                    |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |                              | CLKIN    | ST            | _              | External clock input/RC oscillator connection        |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$   | RC0/AN4/C2IN+                | RC0      | TTL           | CMOS           | PORTC I/O  |
| C2IN+ANComparator C2 non-inverting inputRC1/AN5/C12IN1-RC1TTLCMOSPORTC I/OAN5ANA/D Channel 5 inputC12IN1-ANComparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I  |                              | AN4      | AN            | _              | A/D Channel 4 input                                  |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |                              | C2IN+    | AN            | _              | Comparator C2 non-inverting input                    |
| AN5ANA/D Channel 5 inputC12IN1-ANComparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputP1DCMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSRC3/AN7/C12IN3-/P1CRC3TTLCMOSP1DCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSRC5/CCP1/P1ARC5TTLCMOSRC5/CCP1/P1ARC5TTLCMOSVDDVDDPowerPositive supplyVSSVSSPowerPositive supply  | RC1/AN5/C12IN1-              | RC1      | TTL           | CMOS           | PORTC I/O  |
| C12IN1-AN—Comparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6AN—A/D Channel 6 inputC12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSRC3/AN7/C12IN3-/P1CRC3TTLCMOSAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputRC4/C2OUT/P1BRC4TTLCMOSPWM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPower—Positive supplyVSSVSSPower—Ground reference  |                              | AN5      | AN            | _              | A/D Channel 5 input                                  |
| RC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6AN—A/D Channel 6 inputC12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputC12IN3-AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputP1C—CMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUT—CMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPWM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPOwer—Positive supplyVSSVSSPower—Ground reference   |                              | C12IN1-  | AN            | _              | Comparators C1 and C2 inverting input                |
| AN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputP1DCMOSPVM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANCMOSPORTC I/OAN7ANComparators C1 and C2 inverting inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPVM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUTCMOSComparator C2 outputP1BCMOSPVM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPowerPositive supplyVSSVSSPowerGround reference  | RC2/AN6/C12IN2-/P1D          | RC2      | TTL           | CMOS           | PORTC I/O  |
| C12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputP1C—CMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSComparator C2 outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5TTLCMOSPORTC I/ORC5VDDVDDPOwer—VDDVDDPower—Positive supplyVssVssPower—Ground reference   |                              | AN6      | AN            | _              | A/D Channel 6 input                                  |
| P1DCMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUTCMOSComparator C2 outputP1BCMOSComparator C2 outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPowerPositive supplyVSSVSSPowerGround reference   |                              | C12IN2-  | AN            | _              | Comparators C1 and C2 inverting input                |
| RC3/AN7/C12IN3-/P1C       RC3       TTL       CMOS       PORTC I/O         AN7       AN       —       A/D Channel 7 input         C12IN3-       AN       —       Comparators C1 and C2 inverting input         P1C       —       CMOS       PWM output         RC4/C2OUT/P1B       RC4       TTL       CMOS       PORTC I/O         C2OUT       —       CMOS       PORTC I/O         RC5/CCP1/P1A       RC5       TTL       CMOS       PWM output         RC5/CCP1/P1A       RC5       TTL       CMOS       PORTC I/O         VDD       VDD       POR       —       PORS       Capture input/Compare output         VDD       VDD       Power       —       Positive supply         VSS       VSS       Power       —       Ground reference  |                              | P1D      | _             | CMOS           | PWM output   |
| AN7     AN      A/D Channel 7 input       C12IN3-     AN      Comparators C1 and C2 inverting input       P1C      CMOS     PWM output       RC4/C2OUT/P1B     RC4     TTL     CMOS     PORTC I/O       C2OUT      CMOS     Comparators C2 output       P1B      CMOS     PWM output       RC5/CCP1/P1A     RC5     TTL     CMOS     PORTC I/O       RC5     TTL     CMOS     PORTC I/O       CCP1     ST     CMOS     Capture input/Compare output       VDD     VDD     Power      Positive supply       VSS     VSS     Power      Ground reference  | RC3/AN7/C12IN3-/P1C          | RC3      | TTL           | CMOS           | PORTC I/O  |
| C12IN3-         AN         —         Comparators C1 and C2 inverting input           P1C         —         CMOS         PWM output           RC4/C2OUT/P1B         RC4         TTL         CMOS         PORTC I/O           C2OUT         —         CMOS         Comparator C2 output           P1B         —         CMOS         PWM output           RC5/CCP1/P1A         RC5         TTL         CMOS         PORTC I/O           CCP1         ST         CMOS         PORTC I/O           CCP1         ST         CMOS         Capture input/Compare output           P1A         —         CMOS         PWM output           VDD         VDD         Power         —         Positive supply           VSS         VSS         Power         —         Ground reference   |                              | AN7      | AN            | _              | A/D Channel 7 input                                  |
| P1C         —         CMOS         PWM output           RC4/C2OUT/P1B         RC4         TTL         CMOS         PORTC I/O           C2OUT         —         CMOS         Comparator C2 output           P1B         —         CMOS         PWM output           RC5/CCP1/P1A         RC5         TTL         CMOS         PORTC I/O           CCP1         ST         CMOS         PORTC I/O           VDD         P1A         —         CMOS         PORTC I/O           VDD         VDD         Power         —         POSitive supply           VSS         VSS         Power         —         Ground reference   |                              | C12IN3-  | AN            | _              | Comparators C1 and C2 inverting input                |
| RC4/C2OUT/P1B     RC4     TTL     CMOS     PORTC I/O       C2OUT     —     CMOS     Comparator C2 output       P1B     —     CMOS     PWM output       RC5/CCP1/P1A     RC5     TTL     CMOS     PORTC I/O       CCP1     ST     CMOS     CApture input/Compare output       P1A     —     CMOS     PWM output       VDD     VDD     Power     —     Positive supply       Vss     Vss     Power     —     Ground reference   |                              | P1C      | _             | CMOS           | PWM output   |
| C2OUT         -         CMOS         Comparator C2 output           P1B         -         CMOS         PWM output           RC5/CCP1/P1A         RC5         TTL         CMOS         PORTC I/O           CCP1         ST         CMOS         Capture input/Compare output           P1A         -         CMOS         PWM output           VDD         VDD         Power         -         Positive supply           Vss         Vss         Power         -         Ground reference  | RC4/C2OUT/P1B                | RC4      | TTL           | CMOS           | PORTC I/O  |
| P1B         —         CMOS         PWM output           RC5/CCP1/P1A         RC5         TTL         CMOS         PORTC I/O           CCP1         ST         CMOS         Capture input/Compare output           P1A         —         CMOS         PWM output           VDD         VDD         Power         —         Positive supply           Vss         Vss         Power         —         Ground reference  |                              | C2OUT    | _             | CMOS           | Comparator C2 output                                 |
| RC5/CCP1/P1A         RC5         TTL         CMOS         PORTC I/O           CCP1         ST         CMOS         Capture input/Compare output           P1A         —         CMOS         PWM output           VDD         VDD         Power         —         Positive supply           Vss         Vss         Power         —         Ground reference  |                              | P1B      | —             | CMOS           | PWM output   |
| CCP1         ST         CMOS         Capture input/Compare output           P1A         —         CMOS         PWM output           VDD         VDD         Power         —         Positive supply           Vss         Vss         Power         —         Ground reference  | RC5/CCP1/P1A                 | RC5      | TTL           | CMOS           | PORTC I/O  |
| P1A         —         CMOS         PWM output           VDD         VDD         Power         —         Positive supply           Vss         Vss         Power         —         Ground reference  |                              | CCP1     | ST            | CMOS           | Capture input/Compare output                         |
| VDD         VDD         Power         —         Positive supply           Vss         Vss         Power         —         Ground reference  |                              | P1A      | _             | CMOS           | PWM output   |
| Vss Vss Power — Ground reference  | VDD                          | Vdd      | Power         | _              | Positive supply                                      |
|   | Vss                          | Vss      | Power         | _              | Ground reference                                     |

Legend:

AN = Analog input or outputCMOS = CMOS compatible input or outputHV = High VoltageST = Schmitt Trigger input with CMOS levelsTTL = TTL compatible inputXTAL = Crystal

## 2.2 Data Memory Organization

The data memory (see Figure 2-4) is partitioned into two banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. PIC16F610/16HV610 Register locations 40h-7Fh in Bank 0 are General Purpose Registers, implemented as static RAM. PIC16F616/16HV616 Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are General Purpose Registers, implemented as static RAM. Register locations F0h-FFh in Bank 1 point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read. The RP0 bit of the STATUS register is the bank select bit.

<u>RP0</u>

- $0 \rightarrow \text{Bank 0 is selected}$
- $1 \rightarrow \text{Bank 1 is selected}$

| Note:                                      | The IRP and RP1 bits of the STATUS |  |  |  |  |  |  |  |
|--|------------------------------------|--|--|--|--|--|--|--|
| register are reserved and should always be |                                    |  |  |  |  |  |  |  |
|  | maintained as '0's.                |  |  |  |  |  |  |  |

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as  $64 \times 8$  in the PIC16F610/16HV610 and  $128 \times 8$  in the PIC16F616/16HV616. Each register is accessed, either directly or indirectly, through the File Select Register (FSR) (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

### 2.2.2.2 OPTION Register

The OPTION register is a readable and writable register, which contains various control bits to configure:

- Timer0/WDT prescaler
- External RA2/INT interrupt
- Timer0
- Weak pull-ups on PORTA

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by setting PSA bit to '1' of the OPTION register. See Section 5.1.3 "Software Programmable Prescaler".

## REGISTER 2-2: OPTION\_REG: OPTION REGISTER

| R/W-1 | R/W-1  | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------|-------|-------|-------|-------|-------|-------|
| RAPU  | INTEDG | T0CS  | TOSE  | PSA   | PS2   | PS1   | PS0   |
| bit 7 |        |       |       |       |       |       | bit 0 |

| Legend:           |                  |                                    |                    |  |  |  |  |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |  |  |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |  |

| bit 7   | <b>RAPU:</b> PORTA Pull-up Enable bit<br>1 = PORTA pull-ups are disabled<br>0 = PORTA pull-ups are enabled by individual PORT latch values  |
|---------|---|
| bit 6   | INTEDG: Interrupt Edge Select bit   |
|         | <ul><li>1 = Interrupt on rising edge of RA2/INT pin</li><li>0 = Interrupt on falling edge of RA2/INT pin</li></ul>                          |
| bit 5   | TOCS: Timer0 Clock Source Select bit  |
|         | 1 = Transition on RA2/T0CKI pin<br>0 = Internal instruction cycle clock (Fosc/4)  |
| bit 4   | T0SE: Timer0 Source Edge Select bit   |
|         | <ul><li>1 = Increment on high-to-low transition on RA2/T0CKI pin</li><li>0 = Increment on low-to-high transition on RA2/T0CKI pin</li></ul> |
| bit 3   | PSA: Prescaler Assignment bit   |
|         | <ul><li>1 = Prescaler is assigned to the WDT</li><li>0 = Prescaler is assigned to the Timer0 module</li></ul>                               |
| bit 2-0 | PS<2:0>: Prescaler Rate Select bits   |
|         | BIT VALUE TIMER0 RATE WDT RATE  |
|         |   |

| 000 | 1:2     | 1:1     |
|-----|---------|---------|
| 001 | 1:4     | 1:2     |
| 010 | 1:8     | 1:4     |
| 011 | 1:16    | 1:8     |
| 100 | 1:32    | 1:16    |
| 101 | 1:64    | 1:32    |
| 110 | 1:128   | 1:64    |
| 111 | 1 : 256 | 1 : 128 |
|     |         |         |

## 2.2.2.6 PCON Register

The Power Control (PCON) register (see Table 12-2) contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the software enable of the  $\overline{\text{BOR}}.$ 

The PCON register bits are shown in Register 2-6.

## REGISTER 2-6: PCON: POWER CONTROL REGISTER

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 <sup>(1)</sup> |
|-------|-----|-----|-----|-----|-----|-------|----------------------|
| —     | —   | —   | —   | —   | —   | POR   | BOR                  |
| bit 7 |     |     |     |     |     |       | bit 0                |

| Legend:                            |                                |                            |                                 |                      |  |  |
|------------------------------------|--------------------------------|----------------------------|---------------------------------|----------------------|--|--|
| R = Readable bit                   |                                | W = Writable bit           | U = Unimplemented bit,          | read as '0'          |  |  |
| -n = Value at POR                  |                                | '1' = Bit is set           | '0' = Bit is cleared            | x = Bit is unknown   |  |  |
|                                    |                                |                            |                                 |                      |  |  |
| bit 7-2 Unimplemented: Read as '0' |                                |                            |                                 |                      |  |  |
| bit 1                              | POR: Power-on Reset Status bit |                            |                                 |                      |  |  |
|                                    | 1 = No Po                      | ower-on Reset occurred     |                                 |                      |  |  |
|                                    | 0 = A Pov                      | ver-on Reset occurred (mus | t be set in software after a Po | wer-on Reset occurs) |  |  |
| bit 0                              | BOR: Bro                       | own-out Reset Status bit   |                                 |                      |  |  |
|                                    | 1 = No Br                      | own-out Reset occurred     |                                 |                      |  |  |

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

**Note 1:** Reads as '0' if Brown-out Reset is disabled.

## 4.2 Additional Pin Functions

Every PORTA pin on the PIC16F610/616/16HV610/ 616 has an interrupt-on-change option and a weak pullup option. The next three sections describe these functions.

#### 4.2.1 ANSEL REGISTER

The ANSEL register is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSEL bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSEL bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

#### 4.2.2 WEAK PULL-UPS

Each of the PORTA pins, except RA3, has an individually configurable internal weak pull-up. Control bits WPUAx enable or disable each pull-up. Refer to Register 4-4. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the RAPU bit of the OPTION register). A weak pull-up is automatically enabled for RA3 when configured as MCLR and disabled when RA3 is an input. There is no software control of the MCLR pull-up.

#### 4.2.3 INTERRUPT-ON-CHANGE

Each PORTA pin is individually configurable as an interrupt-on-change pin. Control bits IOCAx enable or disable the interrupt function for each pin. Refer to Register 4-5. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTA. The 'mismatch' outputs of the last read are OR'd together to set the PORTA Change Interrupt Flag bit (RAIF) in the INTCON register (Register 2-3).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTA. This will end the mismatch condition, then,
- b) Clear the flag bit RAIF.

A mismatch condition will continue to set flag bit RAIF. Reading PORTA will end the mismatch condition and allow flag bit RAIF to be cleared. The <u>latch</u> holding the last read value is not affected by a MCLR nor BOR Reset. After these resets, the RAIF flag will continue to be set if a mismatch is present.

Note: If a change on the I/O pin should occur when any PORTA operation is being executed, then the RAIF interrupt flag may not get set.

#### REGISTER 4-3: ANSEL: ANALOG SELECT REGISTER

| R/W-1           | R/W-1 | R/W-1            | R/W-1 | R/W-1                                | R/W-1               | R/W-1 | R/W-1 |
|-----------------|-------|------------------|-------|--------------------------------------|---------------------|-------|-------|
| ANS7            | ANS6  | ANS5             | ANS4  | ANS3 <sup>(2)</sup>                  | ANS2 <sup>(2)</sup> | ANS1  | ANS0  |
| bit 7           |       |                  |       |                                      |                     |       | bit 0 |
|                 |       |                  |       |                                      |                     |       |       |
| Legend:         |       |                  |       |                                      |                     |       |       |
| R = Readable    | bit   | W = Writable     | bit   | U = Unimplemented bit, read as '0'   |                     |       |       |
| -n = Value at F | POR   | '1' = Bit is set |       | '0' = Bit is cleared x = Bit is unkn |                     |       | nown  |

bit 7-0 ANS<7:0>: Analog Select bits

Analog select between analog or digital function on pins AN<7:0>, respectively.

1 =Analog input. Pin is assigned as analog input<sup>(1)</sup>.

0 = Digital I/O. Pin is assigned to port or special function.

- **Note 1:** Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.
  - 2: PIC16F616/HV616.

| U-0             | U-0                                  | R/W-1            | R/W-1                                   | U-0                  | R/W-1            | R/W-1              | R/W-1 |
|-----------------|--------------------------------------|------------------|---|----------------------|------------------|--------------------|-------|
|                 | —                                    | WPUA5            | WPUA4                                   | —                    | WPUA2            | WPUA1              | WPUA0 |
| bit 7           |                                      |                  |   |                      |                  |                    | bit 0 |
|                 |                                      |                  |   |                      |                  |                    |       |
| Legend:         |                                      |                  |   |                      |                  |                    |       |
| R = Readable    | bit                                  | W = Writable     | Writable bit U = Unimplemented bit, rea |                      | nented bit, read | l as '0'           |       |
| -n = Value at P | POR                                  | '1' = Bit is set |   | '0' = Bit is cleared |                  | x = Bit is unknown |       |
|                 |                                      |                  |   |                      |                  |                    |       |
| bit 7-6         | Unimplemen                           | ted: Read as 'o  | )'                                      |                      |                  |                    |       |
| bit 5-4         | WPUA<5:4>: Weak Pull-up Control bits |                  |   |                      |                  |                    |       |
|                 | 1 = Pull-up er<br>0 = Pull-up dis    | nabled<br>sabled |   |                      |                  |                    |       |

#### REGISTER 4-4: WPUA: WEAK PULL-UP PORTA REGISTER

bit 3Unimplemented: Read as '0'bit 2-0WPUA<2:0>: Weak Pull-up Control bits

- - 1 =Pull-up enabled 0 =Pull-up disabled

**Note 1:** Global RAPU must be enabled for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).
- **3:** The RA3 pull-up is enabled when configured as MCLR and disabled as an input in the Configuration Word.
- 4: WPUA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

#### REGISTER 4-5: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER

| U-0   | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|-------|-------|
| —     | —   | IOCA5 | IOCA4 | IOCA3 | IOCA2 | IOCA1 | IOCA0 |
| bit 7 |     |       |       |       |       |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOCA<5:0>: Interrupt-on-change PORTA Control bit

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.

2: IOCA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

## 4.3 PORTC and the TRISC Registers

PORTC is a general purpose I/O port consisting of 6 bidirectional pins. The pins can be configured for either digital I/O or analog input to A/D Converter (ADC) or Comparator. For specific information about individual functions such as the Enhanced CCP or the ADC, refer to the appropriate section in this data sheet.

| Note: | The ANSEL register must be initialized to    |
|-------|--|
|       | configure an analog channel as a digital     |
|       | input. Pins configured as analog inputs will |
|       | read '0' and cannot generate an interrupt.   |

#### EXAMPLE 4-2: INITIALIZING PORTC

| BCF   | STATUS, RPO | ;Bank 0                |
|-------|-------------|------------------------|
| CLRF  | PORTC       | ;Init PORTC            |
| BSF   | STATUS, RPO | ;Bank 1                |
| CLRF  | ANSEL       | ;digital I/O           |
| MOVLW | 0Ch         | ;Set RC<3:2> as inputs |
| MOVWF | TRISC       | ;and set RC<5:4,1:0>   |
|       |             | ;as outputs            |
| BCF   | STATUS, RPO | ;Bank 0                |

#### REGISTER 4-6: PORTC: PORTC REGISTER

| U-0   | U-0 | R/W-x | R/W-x | R/W-0 | R/W-0 | R/W-x | R/W-x |
|-------|-----|-------|-------|-------|-------|-------|-------|
| —     | —   | RC5   | RC4   | RC3   | RC2   | RC1   | RC0   |
| bit 7 |     |       |       |       |       |       | bit 0 |

#### Legend:

| Legenu.           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 7-6 | Unimplemented: | Read | as | '0' |
|---------|----------------|------|----|-----|
|         |                |      |    | -   |

bit 5-0 RC<5:0>: PORTC I/O Pin bit

1 = PORTC pin is > VIH

0 = PORTC pin is < VIL

#### REGISTER 4-7: TRISC: PORTC TRI-STATE REGISTER

| U-0   | U-0 | R/W-1  | R/W-1  | R/W-1  | R/W-1  | R/W-1  | R/W-1  |
|-------|-----|--------|--------|--------|--------|--------|--------|
| —     | —   | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 |     |        |        |        |        |        | bit 0  |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 7-6 Unimplemented: Read as '0'

TRISC<5:0>: PORTC Tri-State Control bit

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

bit 5-0

## 6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 3-bit prescaler
- · Optional LP oscillator
- Synchronous or asynchronous operation
- Timer1 gate (count enable) via comparator or  $\overline{\text{T1G}}$  pin
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with ECCP)
- Comparator output synchronization to Timer1 clock

Figure 6-1 is a block diagram of the Timer1 module.

## 6.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer. When used with an external clock source, the module can be used as either a timer or counter.

## 6.2 Clock Source Selection

The TMR1CS bit of the T1CON register is used to select the clock source. When TMR1CS = 0, the clock source is FOSC/4. When TMR1CS = 1, the clock source is supplied externally.

| Clock Source | TMR1CS | T1ACS |
|--------------|--------|-------|
| Fosc/4       | 0      | 0     |
| Fosc         | 0      | 1     |
| T1CKI pin    | 1      | x     |



## FIGURE 6-1: TIMER1 BLOCK DIAGRAM

## 8.5 Operation During Sleep

The comparator, if enabled before entering Sleep mode, remains active during Sleep. The additional current consumed by the comparator is shown separately in **Section 15.0** "**Electrical Specifications**". If the comparator is not used to wake the device, power consumption can be minimized while in Sleep mode by turning off the comparator. Each comparator is turned off by clearing the CxON bit of the CMxCON0 register.

A change to the comparator output can wake-up the device from Sleep. To enable the comparator to wake the device from Sleep, the CxIE bit of the PIE1 register and the PEIE bit of the INTCON register must be set. The instruction following the Sleep instruction always executes following a wake from Sleep. If the GIE bit of the INTCON register is also set, the device will then execute the interrupt service routine.

## 8.6 Effects of a Reset

A device Reset forces the CMxCON0 and CM2CON1 registers to their Reset states. This forces both comparators and the voltage references to their OFF states.

## 8.7 Comparator Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-6. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



#### FIGURE 8-6: ANALOG INPUT MODEL

## 9.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE (PIC16F616/16HV616 ONLY)

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESL and ADRESH).

The ADC voltage reference is software selectable to either VDD or a voltage applied to the external reference pins.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

Figure 9-1 shows the block diagram of the ADC.

## FIGURE 9-1: ADC BLOCK DIAGRAM



Note: The ADRESL and ADRESH registers are read-only.

| TABLE 12-4: | INITIALIZATION CONDITION FOR REGISTERS |
|-------------|--|
|-------------|--|

| Register               | Address | Power-on<br>Reset | MCLR Reset<br>WDT Reset<br>Brown-out Reset <sup>(1)</sup> | Wake-up from Sleep through<br>Interrupt<br>Wake-up from Sleep through<br>WDT Time-out |
|------------------------|---------|-------------------|---|---|
| W                      | _       | xxxx xxxx         | սսսս սսսս   | սսսս սսսս   |
| INDF                   | 00h/80h | xxxx xxxx         | XXXX XXXX   | uuuu uuuu   |
| TMR0                   | 01h     | xxxx xxxx         | uuuu uuuu   | uuuu uuuu   |
| PCL                    | 02h/82h | 0000 0000         | 0000 0000   | PC + 1 <sup>(3)</sup>   |
| STATUS                 | 03h/83h | 0001 1xxx         | 000q quuu <sup>(4)</sup>                                  | uuuq quuu <sup>(4)</sup>  |
| FSR                    | 04h/84h | xxxx xxxx         | uuuu uuuu   | uuuu uuuu   |
| PORTA                  | 05h     | x0 x000           | u0 u000   | uu uuuu   |
| PORTC                  | 07h     | xx xx00           | uu 00uu   | uu uuuu   |
| PCLATH                 | 0Ah/8Ah | 0 0000            | 0 0000  | u uuuu  |
| INTCON                 | 0Bh/8Bh | 0000 0000         | 0000 0000   | uuuu uuuu <sup>(2)</sup>  |
| PIR1                   | 0Ch     | -000 0-00         | -000 0-00   | -uuu u-uu <b>(2)</b>  |
| TMR1L                  | 0Eh     | xxxx xxxx         | uuuu uuuu   | սսսս սսսս   |
| TMR1H                  | 0Fh     | xxxx xxxx         | uuuu uuuu   | uuuu uuuu   |
| T1CON                  | 10h     | 0000 0000         | uuuu uuuu   | -uuu uuuu   |
| TMR2 <sup>(6)</sup>    | 11h     | 0000 0000         | 0000 0000   | սսսս սսսս   |
| T2CON <sup>(6)</sup>   | 12h     | -000 0000         | -000 0000   | -uuu uuuu   |
| CCPR1L <sup>(6)</sup>  | 13h     | xxxx xxxx         | uuuu uuuu   | uuuu uuuu   |
| CCPR1H <sup>(6)</sup>  | 14h     | xxxx xxxx         | uuuu uuuu   | uuuu uuuu   |
| CCP1CON <sup>(6)</sup> | 15h     | 0000 0000         | 0000 0000   | uuuu uuuu   |
| PWM1CON <sup>(6)</sup> | 16h     | 0000 0000         | 0000 0000   | uuuu uuuu   |
| ECCPAS <sup>(6)</sup>  | 17h     | 0000 0000         | 0000 0000   | uuuu uuuu   |
| VRCON                  | 19h     | 0000 0000         | 0000 0000   | uuuu uuuu   |
| CM1CON0                | 1Ah     | 0000 -000         | 0000 -000   | uuuu -uuu   |
| CM2CON0                | 1Bh     | 0000 -000         | 0000 -000   | uuuu -uuu   |
| CM2CON1                | 1Ch     | 00-0 0000         | 00-0 0000   | uu-u uuuu   |
| ADRESH <sup>(6)</sup>  | 1Eh     | xxxx xxxx         | uuuu uuuu   | uuuu uuuu   |
| ADCON0 <sup>(6)</sup>  | 1Fh     | 0000 0000         | 0000 0000   | սսսս սսսս   |
| OPTION_REG             | 81h     | 1111 1111         | 1111 1111   | սսսս սսսս   |
| TRISA                  | 85h     | 11 1111           | 11 1111   | uu uuuu   |
| TRISC                  | 87h     | 11 1111           | 11 1111   | uu uuuu   |
| PIE1                   | 8Ch     | -000 0-00         | -000 0-00   | -uuu u-uu   |
| PCON                   | 8Eh     | 0x                | <b>(1, 5)</b>   |   |

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

**Note 1:** If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

**3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

- 4: See Table 12-5 for Reset value for specific condition.
- **5:** If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.
- 6: PIC16F616/16HV616 only.
- **7:** ANSEL <3:2> For PIC16F616/HV616 only.

## 12.4 Interrupts

The PIC16F610/616/16HV610/616 has multiple sources of interrupt:

- External Interrupt RA2/INT
- Timer0 Overflow Interrupt
- PORTA Change Interrupts
- 2 Comparator Interrupts
- A/D Interrupt (PIC16F616/16HV616 only)
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt (PIC16F616/16HV616 only)
- Enhanced CCP Interrupt (PIC16F616/16HV616 only)

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Register 1 (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

The Global Interrupt Enable bit, GIE of the INTCON register, enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIE1 register. GIE is cleared on Reset.

When an interrupt is serviced, the following actions occur automatically:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INT-CON register:

- INT Pin Interrupt
- PORTA Change Interrupt
- Timer0 Overflow Interrupt

The peripheral interrupt flags are contained in the special register, PIR1. The corresponding interrupt enable bit is contained in special register, PIE1.

The following interrupt flags are contained in the PIR1 register:

- A/D Interrupt
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt
- Enhanced CCP Interrupt

For external interrupt events, such as the INT pin or PORTA change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 12-8). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
  - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, Timer2, comparators, ADC, Enhanced CCP modules, refer to the respective peripheral section.

#### 12.4.1 RA2/INT INTERRUPT

The external interrupt on the RA2/INT pin is edgetriggered; either on the rising edge if the INTEDG bit of the OPTION register is set, or the falling edge, if the INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit of the INTCON register is set. This interrupt can be disabled by clearing the INTE control bit of the INTCON register. The INTF bit must be cleared by software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from Sleep, if the INTE bit was set prior to going into Sleep. See **Section 12.7** "**Power-Down Mode (Sleep)**" for details on Sleep and Figure 12-9 for timing of wake-up from Sleep through RA2/INT interrupt.

Note: The ANSEL register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0' and cannot generate an interrupt.

## 12.6 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator, which requires no external components. This RC oscillator is separate from the external RC oscillator of the CLKIN pin and INTOSC. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped (for example, by execution of a SLEEP instruction). During normal operation, a WDT Time-out generates a device Reset. If the device is in Sleep mode, a WDT Time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the Configuration bit, WDTE, as clear (Section 12.1 "Configuration Bits").

## 12.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see Table 15-4, Parameter 31). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device Reset.

The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a Watchdog Timer Time-out.

#### 12.6.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worstcase conditions (i.e., VDD = Min., Temperature = Max., Max. WDT prescaler) it may take several seconds before a WDT Time-out occurs.



## FIGURE 12-2: WATCHDOG TIMER BLOCK DIAGRAM

## TABLE 12-7: WDT STATUS

| Conditions                                   | WDT                          |  |
|--|------------------------------|--|
| WDTE = 0                                     |                              |  |
| CLRWDT Command                               | Cleared                      |  |
| Exit Sleep + System Clock = EXTRC, INTRC, EC |                              |  |
| Exit Sleep + System Clock = XT, HS, LP       | Cleared until the end of OST |  |

# PIC16F610/616/16HV610/616

| RETFIE           | Return from Interrupt  |  |  |  |  |  |  |  |
|------------------|--|--|--|--|--|--|--|--|
| Syntax:          | [ label ] RETFIE   |  |  |  |  |  |  |  |
| Operands:        | None   |  |  |  |  |  |  |  |
| Operation:       | $TOS \rightarrow PC,$<br>1 $\rightarrow$ GIE   |  |  |  |  |  |  |  |
| Status Affected: | None   |  |  |  |  |  |  |  |
| Description:     | Return from Interrupt. Stack is<br>POPed and Top-of-Stack (TOS) is<br>loaded in the PC. Interrupts are<br>enabled by setting Global<br>Interrupt Enable bit, GIE<br>(INTCON<7>). This is a two-cycle<br>instruction. |  |  |  |  |  |  |  |
| Words:           | 1  |  |  |  |  |  |  |  |
| Cycles:          | 2  |  |  |  |  |  |  |  |
| Example:         | RETFIE   |  |  |  |  |  |  |  |
|                  | After Interrupt<br>PC = TOS<br>GIE = 1   |  |  |  |  |  |  |  |

| RETLW            | Return with literal in W  |  |  |  |  |  |  |
|------------------|---|--|--|--|--|--|--|
| Syntax:          | [ <i>label</i> ] RETLW k  |  |  |  |  |  |  |
| Operands:        | $0 \leq k \leq 255$   |  |  |  |  |  |  |
| Operation:       | $k \rightarrow (W);$<br>TOS $\rightarrow PC$  |  |  |  |  |  |  |
| Status Affected: | None  |  |  |  |  |  |  |
| Description:     | The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. |  |  |  |  |  |  |
| Words:           | 1   |  |  |  |  |  |  |
| Cycles:          | 2   |  |  |  |  |  |  |
| Example:         | CALL TABLE;W contains<br>;table offset<br>;value<br>GOTO DONE   |  |  |  |  |  |  |
| TABLE            | •   |  |  |  |  |  |  |
| DONE             | <pre> . ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;</pre>   |  |  |  |  |  |  |
|                  | W = 0x07  |  |  |  |  |  |  |
|                  | After Instruction<br>W = value of k8  |  |  |  |  |  |  |
| RETURN           | Return from Subroutine  |  |  |  |  |  |  |
| Syntax:          | [label] RETURN  |  |  |  |  |  |  |
| Operands:        | None  |  |  |  |  |  |  |
| Operation:       | $TOS \rightarrow PC$  |  |  |  |  |  |  |
| Status Affected: | None  |  |  |  |  |  |  |
| Description:     | Return from subroutine. The stack<br>is POPed and the top of the stack<br>(TOS) is loaded into the program<br>counter. This is a two-cycle<br>instruction.              |  |  |  |  |  |  |

## 15.5 DC Characteristics: PIC16F610/616-E (Extended)

| DC CHA | RACTERISTICS                 | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended |       |     |       |     |   |  |  |
|--------|------------------------------|---|-------|-----|-------|-----|---|--|--|
| Param  | Device Characteristics       | Min   | Turn± | Max | Unito |     | Conditions                                    |  |  |
| No.    | Device Characteristics       | IVIIN   | турт  | wax | Units | VDD | Note  |  |  |
| D020E  | Power-down Base              | —   | 0.05  | 4.0 | μΑ    | 2.0 | WDT, BOR, Comparators, VREF and               |  |  |
|        | Current (IPD) <sup>(2)</sup> | —   | 0.15  | 5.0 | μΑ    | 3.0 | T1OSC disabled                                |  |  |
|        | PIC10F010/010                | —   | 0.35  | 8.5 | μΑ    | 5.0 |   |  |  |
| D021E  |                              | —   | 0.5   | 5.0 | μΑ    | 2.0 | WDT Current <sup>(1)</sup>                    |  |  |
|        |                              | —   | 2.5   | 8.0 | μA    | 3.0 |   |  |  |
|        |                              | —   | 9.5   | 19  | μA    | 5.0 |   |  |  |
| D022E  |                              | —   | 5.0   | 15  | μΑ    | 3.0 | BOR Current <sup>(1)</sup>                    |  |  |
|        |                              | _   | 6.0   | 19  | μA    | 5.0 |   |  |  |
| D023E  |                              | _   | 105   | 130 | μA    | 2.0 | Comparator Current <sup>(1)</sup> , both      |  |  |
|        |                              | _   | 110   | 140 | μΑ    | 3.0 | comparators enabled                           |  |  |
|        |                              | _   | 116   | 150 | μA    | 5.0 |   |  |  |
| D024E  |                              | _   | 50    | 70  | μA    | 2.0 | Comparator Current <sup>(1)</sup> , single    |  |  |
|        |                              | —   | 55    | 75  | μΑ    | 3.0 | comparator enabled                            |  |  |
|        |                              | —   | 60    | 80  | μA    | 5.0 |   |  |  |
| D025E  |                              | _   | 30    | 40  | μA    | 2.0 | CVREF Current <sup>(1)</sup> (high range)     |  |  |
|        |                              | _   | 45    | 60  | μΑ    | 3.0 |   |  |  |
|        |                              | _   | 75    | 105 | μA    | 5.0 |   |  |  |
| D026E* |                              | —   | 39    | 50  | μA    | 2.0 | CVREF Current <sup>(1)</sup> (low range)      |  |  |
|        |                              | —   | 59    | 80  | μA    | 3.0 |   |  |  |
|        |                              | _   | 98    | 130 | μA    | 5.0 |   |  |  |
| D027E  |                              | _   | 5.5   | 16  | μA    | 2.0 | T1OSC Current <sup>(1)</sup> , 32.768 kHz     |  |  |
|        |                              | _   | 7.0   | 18  | μA    | 3.0 |   |  |  |
|        |                              | —   | 8.5   | 22  | μA    | 5.0 |   |  |  |
| D028E  |                              | —   | 0.2   | 6.5 | μA    | 3.0 | A/D Current <sup>(1)</sup> , no conversion in |  |  |
|        |                              |   | 0.36  | 10  | μA    | 5.0 | progress                                      |  |  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

| SHUNT REGULATOR CHARACTERISTICS |               |                             | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ |     |     |       |  |  |
|---------------------------------|---------------|-----------------------------|--|-----|-----|-------|--|--|
| Param<br>No.                    | Symbol        | Characteristics             | Min  | Тур | Max | Units | Comments                               |  |
| SR01                            | VSHUNT        | Shunt Voltage               | 4.75   | 5   | 5.4 | V     |  |  |
| SR02                            | ISHUNT        | Shunt Current               | 4  | —   | 50  | mA    |  |  |
| SR03*                           | TSETTLE       | Settling Time               |  | _   | 150 | ns    | To 1% of final value                   |  |
| SR04                            | CLOAD         | Load Capacitance            | 0.01   | —   | 10  | μF    | Bypass capacitor on VDD pin            |  |
| SR05                            | $\Delta$ ISNT | Regulator operating current | —  | 180 | —   | μA    | Includes band gap<br>reference current |  |

## TABLE 15-10: SHUNT REGULATOR SPECIFICATIONS (PIC16HV610/616 only)

These parameters are characterized but not tested.

\*

#### TABLE 15-11: PIC16F616/16HV616 A/D CONVERTER (ADC) CHARACTERISTICS:

| Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ |      |  |            |      |         |       |   |  |
|--|------|--|------------|------|---------|-------|---|--|
| Param<br>No.   | Sym  | Characteristic                                       | Min        | Тур† | Max     | Units | Conditions  |  |
| AD01   | NR   | Resolution   | —          |      | 10 bits | bit   |   |  |
| AD02   | EIL  | Integral Error                                       | _          | _    | ±1      | LSb   | Vref = 5.12V <sup>(5)</sup>   |  |
| AD03   | Edl  | Differential Error                                   | _          | —    | ±1      | LSb   | No missing codes to 10 bits<br>VREF = 5.12V <sup>(5)</sup>          |  |
| AD04   | EOFF | Offset Error   | -          | +1.5 | + 2.0   | LSb   | VREF = 5.12V <sup>(5)</sup>   |  |
| AD07   | Egn  | Gain Error   | _          | _    | ±1      | LSb   | VREF = 5.12V <sup>(5)</sup>   |  |
| AD06<br>AD06A  | Vref | Reference Voltage <sup>(3)</sup>                     | 2.2<br>2.5 | _    | <br>Vdd | V     | Absolute minimum to ensure 1 LSb<br>accuracy                        |  |
| AD07   | VAIN | Full-Scale Range                                     | Vss        | _    | VREF    | V     |   |  |
| AD08   | ZAIN | Recommended<br>Impedance of Analog<br>Voltage Source | _          | _    | 10      | kΩ    |   |  |
| AD09*  | IREF | VREF Input Current <sup>(3)</sup>                    | 10         | —    | 1000    | μA    | During VAIN acquisition.<br>Based on differential of VHOLD to VAIN. |  |
|  |      |  | _          | _    | 50      | μA    | During A/D conversion cycle.  |  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Total Absolute Error includes integral, differential, offset and gain errors.

**2:** The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF or VDD pin, whichever is selected as reference input.

4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

**5:** VREF = 5V for PIC16HV616.

## 16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where s is a standard deviation, over each temperature range.







## FIGURE 16-2: PIC16F610/616 IDD EC (1 MHz) vs. VDD

## 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | Units    | MILLIMETERS |          |      |  |  |
|--------------------------|----------|-------------|----------|------|--|--|
| Dimension                | n Limits | MIN         | NOM      | MAX  |  |  |
| Number of Pins           | N        | 14          |          |      |  |  |
| Pitch                    | е        |             | 0.65 BSC |      |  |  |
| Overall Height           | А        | -           | -        | 1.20 |  |  |
| Molded Package Thickness | A2       | 0.80        | 1.00     | 1.05 |  |  |
| Standoff                 | A1       | 0.05        | -        | 0.15 |  |  |
| Overall Width            | Е        | 6.40 BSC    |          |      |  |  |
| Molded Package Width     | E1       | 4.30        | 4.40     | 4.50 |  |  |
| Molded Package Length    | D        | 4.90        | 5.00     | 5.10 |  |  |
| Foot Length              | L        | 0.45        | 0.60     | 0.75 |  |  |
| Footprint                | L1       | 1.00 REF    |          |      |  |  |
| Foot Angle               | ¢        | 0°          | -        | 8°   |  |  |
| Lead Thickness           | С        | 0.09        | -        | 0.20 |  |  |
| Lead Width               | b        | 0.19        | _        | 0.30 |  |  |

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com