

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	11
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16hv616-e-st

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: PIC16F616/16HV616 PINOUT DESCRIPTION

RA0/ANDICTIN+/ICSPDAT RA0 TTL CMOS PORTA 100 with prog. pul-up and interrupt-on-change AN0 AN AD Channel 0 input ICSPDAT ST CMOS Serial Programming Data 10 RA1/AN1/C12IND-/VKEF/ICSPCLK RA1 TTL CMOS Serial Programming Data 10 RA1 AN Comparator C1 non-inventing input ICSPCAT ST CMOS PORTA 10 with prog. pul-up and interrupt-on-change AN1 AN External Voltage Reference for AD ICSPCLK ST Estral Voltage Reference for AD ICSPCLK ST Estral Voltage Reference for AD ICSPCLK ST Estral Notarupt and interrupt-on-change AN2 AN AD Channel 2 input INT ST Time 0 dock input INT ST MOSE RA3/MCER/VEP RA3 TIL CMOSE RA4/AN3/TIG/OSC2/LKOUT RA4 TTL CMOSE PORTA 100 with prog. pul-up and interr	Name	Function	Input Type	Output Type	Description
AN0 AN AD Channel 0 input CIN AN Comparator C1 non-investing input ICSPDAT ST CMOS Serial Programming Data IO RA1/AN1/C12IN0-/VREr/ICSPCLK RA1 TTL CMOS PORTA IO with prog. pull-up and interrupt-on-change AN0 AN Comparators C1 and C2 investing input C12IN0- AN Extend Volges Reference or AD C12IN0- AN ADC Channel 2 input AN2 AN ADC Channel 2 input ITG ST TImer0 dock input INT ST TImer0 dock input RA3 ATL TImer0 dock input RA4/AN3/TG/OSC/CL/KOUT RA3 ATL ADC Parati S input AN3 AN	RA0/AN0/C1IN+/ICSPDAT	RA0	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
Cinina AN AN Comparator C1 non-inverting input ICSPDAT 57 CMOS Serial Programming Data I/O RA1/AN1/C12IN0-/Wser/ICSPCIK RA1 TL CMOS Serial Programming Data I/O RA1 AN AN AD Channel 1 input AD Channel 1 input CAUNA AN AD Channel 1 input CMOS ICSPCIK ST AN CMOS Serial Programming Clock RA2/AN2/TOCK/INT/C1OUT ICSPCIK ST AN CMOS Serial Programming Clock RA2 AN AN AN AD Channel 2 input AD TIC ST AN AD Channel 2 input AD AD RA3/MCLRVvP RA3 TL AD Channel 3 input AD AD AD RA4/AN3/TIG/OSC2/CLKOUT RA4 TL CMOS PORTA IOU with programming voltage RA4/AN3/TIG/OSC2/CLKOUT RA4 TL CMOS PORTA IOU with interupt-on-change TICK ST - Titt CMOS PORTA IOU with programming voltage		AN0	AN	_	A/D Channel 0 input
ICSPDAT ST CMOS Serial Programming Data I/O RA1/AN1/C12IN0-/WEr/ICSPCLK RA1 AN - KMOS PORTA I/O with yods, prog. pull-up and interrupt-on-change AN1 AN - Kard D Channel 1 input View AN - External Voltage Reference for A/D RA2/AN2/T0CK/INT/C10UT RA2 ST CMOS PORTA I/O with prog. pull-up and interrupt-on-change RA2/AN2/T0CK/INT/C10UT RA2 ST - AVD Channel 2 input RA2 AN - AVD Channel 2 input AVD Channel 2 input RA3/MCLEV/VP RA3 TTL - PORTA Input with interrupt-on-change RA3/AN3/TGOSC2/CLKOUT RA3 TTL - PORTA Input with interrupt-on-change RA4/AN3/TGOSC2/CLKOUT RA4 TTL CMOS PORTA I/O with intor, pull-up and interrupt-on-change RA4/AN3/TGOSC2/CLKOUT RA4 TTL CMOS PORTA I/O with intor, pull-up and interrupt-on-change TTG ST - Title CMOS PORTA I/O with prog. pull-up and interrupt-on-change TTG <		C1IN+	AN	—	Comparator C1 non-inverting input
RA1AM1/C121N9-/WEF/ICSPCLK RA1 TTL CM09 PORTA //O with prop. pul-up and interrupt-on-change AN1 AN AD Channel 1 input CI2N0- AN Comparators C1 and C2 inventing input Vicer AN External Voltage Reference for AD ICSPCLK ST Strain Programming Olcok RA2 ST CMOS PORTA I/O with prop. pul-up and interrupt-on-change AN2 ST More and interrupt-on-change AN2 ST More and interrupt-on-change AN2 ST More and interrupt-on-change AN3 TTL PORTA input with interrupt-on-change RA3/MOLE/VP RA3 TTL PORTA input with interrupt-on-change RA4 TTL CMOS PORTA input with interrupt-on-change RA4 TTL CMOS PORTA input with interrupt-on-change RA4 TTL CMOS PORTA input with interrupt-on-change RA4 AN AD Channel 3		ICSPDAT	ST	CMOS	Serial Programming Data I/O
NMI AN AD Channel 1 input C12N0- AN Comparators C1 and C2 inverting input VREF AN External Votage Reference for AD ICSPCLK ST Srial Programming Clock RA2/AN2/TOCKUINT/C10UT AR ST Srial Programming Clock RA2 ST Timed dock input TOCKI ST Timed dock input TIM ST PORTA I/OW througo pull-up and interrupt-on-change RA3/AN3/TIG/OSC2/CLKOUT RA3 TTL PORTA input with interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA i/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA i/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/LKUN RA5 TTL CMOS PORTA i/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/LKUN RA5 TTL CMOS PORTA i/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/LKUN RA5	RA1/AN1/C12IN0-/VREF/ICSPCLK	RA1	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
C12IN0. AN Comparators C1 and C2 inverting input VEF AN External Voltage Reference for A/D ICSPCLK ST Serial Programming Clock RA2/AN2/TOCKI/INT/C10UT RA2 ST CMOS PORTA 1/0 with prog. pull-up and interrupt-on-change AN AN ADC channel 2 input TOCKI ST External Interrupt TOCKI ST External Interrupt-on-change AN ADC channel 2 input Comparator 1 output RA3 TTL Master Claer winiternal pull-up VP H/V PORTA l/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA l/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA l/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKIN RA4 TTL CMOS PORTA l/O with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKIN TTL		AN1	AN	_	A/D Channel 1 input
Viter AN External Voltage Reference for A/D ICSPCLK ST CMOS PORTa I/O with prog. pul-up and interrupt-on-change AN2 AN A/D Channel 2 input TOCKI ST A/D Channel 2 input TOCKI ST A/D Channel 2 input TOCKI ST External Interrupt CIOUT CMOS Comparator C1 output RA3 TTL PORTA input with interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA3 AN PORTA input with interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with interrupt-on-change RA4/AN1/TIG/OSC2/CLKIN RA5 TTL CMOS PORTA input		C12IN0-	AN	—	Comparators C1 and C2 inverting input
ICSPCLK ST		VREF	AN	—	External Voltage Reference for A/D
RA2/AN2/TOCK/I/INT/C10UT RA2 ST CMOS PORTA I/O with prog. pull-up and interrupt-on-change AN2 AN - A/D Channel 2 input INTCKI ST - External Interrupt C10UT - CMOS Comparator C1 output RA3/MCLR/VPP RA3 TTL - PORTA input with interrupt-on-change MCLR ST - Master Clear winternal pull-up RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA input with prog. pull-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKIN RA4 TTL CMOS Post2/4 output RA4/AN3/TIG/OSC2/CLKIN RA5 TTL CMOS Post2/4 output RA5/TICKI/OSC1/CLKIN RA5 TTL CMOS Post		ICSPCLK	ST	—	Serial Programming Clock
AN2 AN	RA2/AN2/T0CKI/INT/C1OUT	RA2	ST	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
TOCKI ST		AN2	AN	—	A/D Channel 2 input
INT ST External Interrupt RA3/MCLR/VeP RA3 TTL PORTA Input with Interrupt-on-change RA3/MCLR/VeP RA3 ST PoRTA Input with Interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 ST PoRTA Input with Interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA5 ST Timer1 gate (count enable) St OSC2 XTAL Crystal/Resonator CLKOUT CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA5 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA5 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RA5 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change RC1/AN7/CLXINS RA5 TTL CMOS PORTA I/O with prog.pul-up and interrupt-on-change <td></td> <td>T0CKI</td> <td>ST</td> <td>_</td> <td>Timer0 clock input</td>		T0CKI	ST	_	Timer0 clock input
C10UT CMOS Comparator C1 output RA3/MCLR/VP RA3 TTL PORTA input with interupt-on-change MCLR ST Master Clear winternal pull-up VPP HV Programming voltage RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA Ir/O with prog. pull-up and interrupt-on-change AN3 AN A/D Channel 3 input TIG ST Master Clear winternal pull-up and interrupt-on-change AN3 AN A/D Channel 3 input TIG ST Timer 1 gate (count enable) OSC2 XTAL Crystal/Resonator CLKOUT CMOS Fosc/4 output RA5/TICKI/OSC1/CLKIN RC0 TTL CMOS PORTA input Met prog. pull-up and interrupt-on-change TICKI ST Iterrupt and interrupt-on-change TICKI ST Iterrupt and interrupt-on-change TICKI ST Iterrupt		INT	ST	_	External Interrupt
RA3 TTL		C1OUT	—	CMOS	Comparator C1 output
MCLR ST	RA3/MCLR/Vpp	RA3	TTL	—	PORTA input with interrupt-on-change
VPP HV Programming voltage RA4/AN3/TIG/OSC2/CLKOUT RA4 TTL CMOS PORTA I/O with prog.pull-up and interrupt-on-change AN3 AN AD Channel 3 input TIG ST Timer1 gate (count enable) OSC2 XTAL Crystal/Resonator CLKOUT CMOS FOSC/4 output RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS FOSC/4 output RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS PORTA I/O with prog.pull-up and interrupt-on-change T1CKI ST Timer1 clock input Channel 3 RC0/AN4/C2IN+ RA5 TTL CMOS PORTC I/O RC1/AN5/C12IN- RC0 TTL CMOS PORTC I/O RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O RC2/AN5/C12IN2-/P1D RC2 TTL CMOS PORTC I/O RC3/AN7/C12IN2-/P1D RC3 TTL CMOS PORTC I/O RC3/AN7/C12IN3-/P1C		MCLR	ST	_	Master Clear w/internal pull-up
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Vpp	HV	_	Programming voltage
AN3ANA/D Channel 3 input $\overline{T1G}$ STTimer1 gate (count enable)OSC2XTALCrystal/ResonatorOLKOUTCMOSFOsc/4 outputRA5/T1CKI/OSC1/CLKINRA5TTLCMOSFOsc/4 outputRA5/T1CKI/OSC1/CLKINRA5TTLCMOSFOsc/4 outputRC0/AN4/C2IN+RC0TTLCMOSFORTA I/O with prog. pull-up and interrupt-on-changeT1CKISTTimer1 clock inputCC/AN4/C2IN+RC0TTLCMOSPORTC I/ORC1/AN5/C12IN1-RC1TTLCMOSPORTC I/ORC1/AN5/C12IN1-RC1TTLCMOSPORTC I/ORC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/ORC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/ORC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC4TTLCMOSPORTC I/ORC4/C2OUT/P1ARC5 </td <td>RA4/AN3/T1G/OSC2/CLKOUT</td> <td>RA4</td> <td>TTL</td> <td>CMOS</td> <td>PORTA I/O with prog. pull-up and interrupt-on-change</td>	RA4/AN3/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		AN3	AN	_	A/D Channel 3 input
OSC2 XTAL Crystal/Resonator CLKOUT CMOS Fosc/4 output RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS Fosc/4 output RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change T1CKI ST Timer1 clock input OSC1 XTAL Crystal/Resonator CLKIN ST External clock input/RC oscillator connection RC0/AN4/C2IN+ RC0 TTL CMOS PORTC I/O AN4 AN A/D Channel 4 input C2IN+ AN Comparator C2 non-inverting input RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O AN5 AN A/D Channel 5 input Cit2IN1- C12IN1- AN Comparators C1 and C2 inverting input RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O AN6 AN A/D Channel 6 input Cit2		T1G	ST	_	Timer1 gate (count enable)
$ \begin{array}{ c c c c c c } \hline CLKOUT & - & CMOS & Fosc/4 output \\ \hline FAS(T1CKI/OSC1/CLKIN \\ \hline RA5 & TTL & CMOS & PORTA I/O with prog. pull-up and interrupt-on-change \\ \hline T1CKI & ST & - & Timerf clock input \\ \hline OSC1 & XTAL & - & Crystal/Resonator \\ \hline OSC1 & XTAL & - & Crystal/Resonator \\ \hline CLKIN & ST & - & External clock input/RC oscillator connection \\ \hline RC0/AN4/C2IN+ & RC0 & TTL & CMOS & PORTC I/O \\ \hline AN4 & AN & - & A/D Channel 4 input \\ \hline C2IN+ & AN & - & Comparator C2 non-inverting input \\ \hline C2IN+ & AN & - & Comparator C2 non-inverting input \\ \hline C2IN+ & AN & - & A/D Channel 5 input \\ \hline C2IN+ & AN & - & A/D Channel 5 input \\ \hline C12IN1 & AN & - & Comparators C1 and C2 inverting input \\ \hline C12IN1 & AN & - & Comparators C1 and C2 inverting input \\ \hline C12IN2 & AN & - & A/D Channel 6 input \\ \hline C12IN2 & AN & - & CMOS & PORTC I/O \\ \hline AN6 & AN & - & A/D Channel 6 input \\ \hline C12IN2 & AN & - & CMOS & PORTC I/O \\ \hline AN6 & AN & - & A/D Channel 7 input \\ \hline P1D & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline AN7 & AN & - & A/D Channel 7 input \\ \hline C12IN3 & AN & - & Comparators C1 and C2 inverting input \\ \hline P1C & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORTC I/O \\ \hline C2OUT & - & CMOS & PORT U [POID = 0] \\ \hline P1A & - & CMOS & PORT U [POID = 0] \\ \hline C2O & CCP1 & ST & CMOS & Capture input/Compare output \\ \hline P1A & - & CMOS & PORT U [POID = 0] \\ \hline VDD & VOD & POwer & - & Positive supply \\ \hline VSS & VSS & VSS & VSS & POWer & - & Ground reference \\ \hline \end{array}$		OSC2	_	XTAL	Crystal/Resonator
RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change T1CKI ST — Timer1 clock input OSC1 XTAL — Crystal/Resonator CCI/AN4/C2IN+ RC0 TTL CMOS PORTC I/O External clock input/RC oscillator connection RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O RC2/AN6/C12IN1- RC1 TTL CMOS PORTC I/O RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O RC3/AN7/C12IN3-/P1C RC2 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC5 TTL CMOS PWM output		CLKOUT	_	CMOS	Fosc/4 output
T1CKI ST — Timer1 clock input OSC1 XTAL — Crystal/Resonator CLKIN ST — External clock input/RC oscillator connection RC0/AN4/C2IN+ RC0 TTL CMOS PORTC I/O AN4 AN — A/D Channel 4 input C2IN+ AN — Comparator C2 non-inverting input RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O AN5 AN — A/D Channel 5 input C121N1- RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O RC3/AN7/C12IN3-/P1C RC2 TTL CMOS PORTC I/O RC3/AN7/C12IN3-/P1C RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC3 TTL CMOS PORTC I/O RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O	RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		T1CKI	ST	_	Timer1 clock input
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		OSC1	XTAL	_	Crystal/Resonator
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		CLKIN	ST	_	External clock input/RC oscillator connection
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	RC0/AN4/C2IN+	RC0	TTL	CMOS	PORTC I/O
C2IN+ANComparator C2 non-inverting inputRC1/AN5/C12IN1-RC1TTLCMOSPORTC I/OAN5ANA/D Channel 5 inputC12IN1-ANComparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC3TTLCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I		AN4	AN	_	A/D Channel 4 input
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		C2IN+	AN	_	Comparator C2 non-inverting input
AN5ANA/D Channel 5 inputC12IN1-ANComparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputP1DCMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSRC3/AN7/C12IN3-/P1CRC3TTLCMOSP1DCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPORTC I/ORC4/C2OUT/P1BRC4TTLCMOSRC5/CCP1/P1ARC5TTLCMOSRC5/CCP1/P1ARC5TTLCMOSVDDVDDPowerPositive supplyVSSVSSPowerPositive supply	RC1/AN5/C12IN1-	RC1	TTL	CMOS	PORTC I/O
C12IN1-AN—Comparators C1 and C2 inverting inputRC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6AN—A/D Channel 6 inputC12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSRC3/AN7/C12IN3-/P1CRC3TTLCMOSAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputRC4/C2OUT/P1BRC4TTLCMOSPWM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPower—Positive supplyVSSVSSPower—Ground reference		AN5	AN	_	A/D Channel 5 input
RC2/AN6/C12IN2-/P1DRC2TTLCMOSPORTC I/OAN6AN—A/D Channel 6 inputC12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputC12IN3-AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputP1C—CMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUT—CMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPWM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPOwer—Positive supplyVSSVSSPower—Ground reference		C12IN1-	AN	_	Comparators C1 and C2 inverting input
AN6ANA/D Channel 6 inputC12IN2-ANComparators C1 and C2 inverting inputP1DCMOSPVM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANCMOSPORTC I/OAN7ANComparators C1 and C2 inverting inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPVM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUTCMOSComparator C2 outputP1BCMOSPVM outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPowerPositive supplyVSSVSSPowerGround reference	RC2/AN6/C12IN2-/P1D	RC2	TTL	CMOS	PORTC I/O
C12IN2-AN—Comparators C1 and C2 inverting inputP1D—CMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7AN—A/D Channel 7 inputC12IN3-AN—Comparators C1 and C2 inverting inputP1C—CMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSComparator C2 outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5TTLCMOSPORTC I/ORC5VDDVDDPOwer—VDDVDDPower—Positive supplyVssVssPower—Ground reference		AN6	AN	_	A/D Channel 6 input
P1DCMOSPWM outputRC3/AN7/C12IN3-/P1CRC3TTLCMOSPORTC I/OAN7ANA/D Channel 7 inputC12IN3-ANComparators C1 and C2 inverting inputP1CCMOSPWM outputRC4/C2OUT/P1BRC4TTLCMOSPORTC I/OC2OUTCMOSComparator C2 outputP1BCMOSComparator C2 outputRC5/CCP1/P1ARC5TTLCMOSPORTC I/ORC5/CCP1/P1ARC5TTLCMOSPORTC I/OVDDVDDPowerPositive supplyVSSVSSPowerGround reference		C12IN2-	AN	_	Comparators C1 and C2 inverting input
RC3/AN7/C12IN3-/P1C RC3 TTL CMOS PORTC I/O AN7 AN — A/D Channel 7 input C12IN3- AN — Comparators C1 and C2 inverting input P1C — CMOS PWM output RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT — CMOS PORTC I/O RC5/CCP1/P1A RC5 TTL CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O VDD VDD POR — PORS Capture input/Compare output VDD VDD Power — Positive supply VSS VSS Power — Ground reference		P1D	_	CMOS	PWM output
AN7 AN A/D Channel 7 input C12IN3- AN Comparators C1 and C2 inverting input P1C CMOS PWM output RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT CMOS Comparators C2 output P1B CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O RC5 TTL CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output VDD VDD Power Positive supply VSS VSS Power Ground reference	RC3/AN7/C12IN3-/P1C	RC3	TTL	CMOS	PORTC I/O
C12IN3- AN — Comparators C1 and C2 inverting input P1C — CMOS PWM output RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT — CMOS Comparator C2 output P1B — CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply VSS VSS Power — Ground reference		AN7	AN	_	A/D Channel 7 input
P1C — CMOS PWM output RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT — CMOS Comparator C2 output P1B — CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS PORTC I/O VDD P1A — CMOS PORTC I/O VDD VDD Power — POSitive supply VSS VSS Power — Ground reference		C12IN3-	AN	_	Comparators C1 and C2 inverting input
RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O C2OUT — CMOS Comparator C2 output P1B — CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS CApture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference		P1C	_	CMOS	PWM output
C2OUT - CMOS Comparator C2 output P1B - CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output P1A - CMOS PWM output VDD VDD Power - Positive supply Vss Vss Power - Ground reference	RC4/C2OUT/P1B	RC4	TTL	CMOS	PORTC I/O
P1B — CMOS PWM output RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference		C2OUT	_	CMOS	Comparator C2 output
RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O CCP1 ST CMOS Capture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference		P1B	—	CMOS	PWM output
CCP1 ST CMOS Capture input/Compare output P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference	RC5/CCP1/P1A	RC5	TTL	CMOS	PORTC I/O
P1A — CMOS PWM output VDD VDD Power — Positive supply Vss Vss Power — Ground reference		CCP1	ST	CMOS	Capture input/Compare output
VDD VDD Power — Positive supply Vss Vss Power — Ground reference		P1A	_	CMOS	PWM output
Vss Vss Power — Ground reference	VDD	Vdd	Power	_	Positive supply
	Vss	Vss	Power	—	Ground reference

Legend:

AN = Analog input or outputCMOS = CMOS compatible input or outputHV = High VoltageST = Schmitt Trigger input with CMOS levelsTTL = TTL compatible inputXTAL = Crystal

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16F610/616/16HV610/616 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-3FF) for the PIC16F610/16HV610 and the first 2K x 14 (0000h-07FFh) for the PIC16F616/16HV616 is physically implemented. Accessing a location above these boundaries will cause a wraparound within the first 1K x 14 space (PIC16F610/16HV610) and 2K x 14 space (PIC16F616/16HV616). The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F610/16HV610



FIGURE 2-2:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16F616/16HV616



FIGURE 2-3: DATA MEMORY MAP OF THE PIC16F610/16HV610

	File Address		File Address
Indirect Addr.(1)	00h	Indirect Addr.(1)	80h
TMR0	01h	OPTION_REG	
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
PORTA	05h	TRISA	85h
	06h		86h
PORTC	07h	TRISC	87h
	08h		88h
	09h		89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
	0Dh		8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Eh		8Eh
T1CON	10h	OSCTUNE	90h
	11h	ANSEL	91h
	12h		92h
	13h		03h
	146		93011 94h
	15h	WPUA	95h
	165		06h
	176	100/1	9011 07h
	18h		
VRCON	106	SRCONO	00h
CM1CON0	14h	SRCON1	94h
CM2CON0	1Bb	Choon	0Rh
CM2CON1	1Ch		- OCh
0	1Dh		
	1Eb		9DH
	156		OEh
	20h		A0h
	2011		
	3Fh		
	40h		
General			
Purpose			
Registers			
64 Bytes			
-	6Fh		
Accesses 70h-7Fh	70h	Accesses 70h-7Fh	F0h
	7Fh	-	FFh
Bank 0		Bank 1	
Unimplemented da	ita memor	y locations, read as '0	
Note 1: Not a phy	ysical regi	ster.	

FIGURE 2-4:

DATA MEMORY MAP OF THE PIC16F616/16HV616

	File Address		File Addres
Indirect Addr.(1)	00h	Indirect Addr.(1)	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
PORTA	05h	TRISA	85h
	06h		86h
PORTC	07h	TRISC	87h
	08h		88h
	096		806
PCLATH	04h	PCLATH	84h
DID1			
FINI	000	F IL I	
TMP1		PCON	
	UEn	PCON	8En
TMR1H	0Fh	000711015	8Fh
TICON	10h	OSCIUNE	90h
TMR2	11h	ANSEL	91h
T2CON	12h	PR2	92h
CCPR1L	13h		93h
CCPR1H	14h		94h
CCP1CON	15h	WPUA	95h
PWM1CON	16h	IOCA	96h
ECCPAS	17h		97h
	18h		98h
VRCON	19h	SRCON0	99h
CM1CON0	1Ah	SRCON1	9Ah
CM2CON0	1Bh		9Bh
CM2CON1	1Ch		9Ch
	1Dh		9Dh
ADRESH	1Eh	ADRESL	9Eh
ADCON0	1Fh	ADCON1	9Fh
	20h	General	A0h
		Purpose	
Quanta		32 Bytes	BFh
Purpose			COF
Registers			
96 Bytes			
	7Fh	Accesses 70h-7Fh	F0h FFh
Bank 0		Bank 1	

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1		
	—	WPUA5	WPUA4	—	WPUA2	WPUA1	WPUA0		
bit 7							bit 0		
Legend:									
R = Readable	= Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown			
bit 7-6	Unimplemen	ted: Read as 'o)'						
bit 5-4	WPUA<5:4>: Weak Pull-up Control bits								
	1 = Pull-up er 0 = Pull-up dis	nabled sabled							

REGISTER 4-4: WPUA: WEAK PULL-UP PORTA REGISTER

bit 3Unimplemented: Read as '0'bit 2-0WPUA<2:0>: Weak Pull-up Control bits

- - 1 =Pull-up enabled 0 =Pull-up disabled

Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).
- **3:** The RA3 pull-up is enabled when configured as MCLR and disabled as an input in the Configuration Word.
- 4: WPUA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

REGISTER 4-5: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOCA<5:0>: Interrupt-on-change PORTA Control bit

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.

2: IOCA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

4.3 PORTC and the TRISC Registers

PORTC is a general purpose I/O port consisting of 6 bidirectional pins. The pins can be configured for either digital I/O or analog input to A/D Converter (ADC) or Comparator. For specific information about individual functions such as the Enhanced CCP or the ADC, refer to the appropriate section in this data sheet.

Note:	The ANSEL register must be initialized to
	configure an analog channel as a digital
	input. Pins configured as analog inputs will
	read '0' and cannot generate an interrupt.

EXAMPLE 4-2: INITIALIZING PORTC

BCF	STATUS, RPO	;Bank 0
CLRF	PORTC	;Init PORTC
BSF	STATUS, RPO	;Bank 1
CLRF	ANSEL	;digital I/O
MOVLW	0Ch	;Set RC<3:2> as inputs
MOVWF	TRISC	;and set RC<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0

REGISTER 4-6: PORTC: PORTC REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-0	R/W-0	R/W-x	R/W-x
—	—	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented:	Read	as	'0'
				-

bit 5-0 RC<5:0>: PORTC I/O Pin bit

1 = PORTC pin is > VIH

0 = PORTC pin is < VIL

REGISTER 4-7: TRISC: PORTC TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

TRISC<5:0>: PORTC Tri-State Control bit

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

bit 5-0

6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 3-bit prescaler
- · Optional LP oscillator
- Synchronous or asynchronous operation
- Timer1 gate (count enable) via comparator or $\overline{\text{T1G}}$ pin
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with ECCP)
- Comparator output synchronization to Timer1 clock

Figure 6-1 is a block diagram of the Timer1 module.

6.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer. When used with an external clock source, the module can be used as either a timer or counter.

6.2 Clock Source Selection

The TMR1CS bit of the T1CON register is used to select the clock source. When TMR1CS = 0, the clock source is FOSC/4. When TMR1CS = 1, the clock source is supplied externally.

Clock Source	TMR1CS	T1ACS
Fosc/4	0	0
Fosc	0	1
T1CKI pin	1	x



FIGURE 6-1: TIMER1 BLOCK DIAGRAM

R/W-0	R-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
C10N	C1OUT	C10E	C1POL	_	C1R	C1CH1	C1CH0	
bit 7							bit 0	
l egend:								
R = Reada	able bit	W = Writable	bit	U = Unimple	emented bit. rea	ad as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unknown		
bit 7	C1ON: Comp	parator C1 Ena	ble bit					
	1 = Compara 0 = Compara	ator C1 is enabl ator C1 is disab	ed led					
bit 6	C1OUT: Com	nparator C1 Ou	tput bit					
	$\frac{ \mathbf{f} (C + \mathbf{POL}) ^2}{ \mathbf{C} ^2} = \frac{1}{2}$ $C1OUT = 0$ $\frac{ \mathbf{f} (C + \mathbf{POL}) ^2}{ \mathbf{C} ^2} = \frac{1}{2}$ $C1OUT = 1$ $C1OUT = 0$	<u>_ (Inverted pola</u> when C1VIN+ > when C1VIN+ < (non-inverted when C1VIN+ > when C1VIN+ <	r <u>nty):</u> C1VIN- C1VIN- <u>polarity):</u> C1VIN- C1VIN-					
bit 5	C1OE: Comp	parator C1 Outp	out Enable bit					
	1 = C1OUT is 0 = C1OUT is	s present on th s internal only	e C1OUT pin ^{(*}	1)				
bit 4	C1POL: Con	nparator C1 Ou	tput Polarity S	elect bit				
	1 = C1OUT 0 = C1OUT	ogic is inverted	rted					
bit 3	Unimplemer	nted: Read as '	0'					
bit 2	C1R: Compa	arator C1 Refer	ence Select bit	t (non-inverting	g input)			
	1 = C1VIN+ c 0 = C1VIN+ c	connects to C1 connects to C1	/REF output N+ pin					
bit 1-0	C1CH<1:0>:	Comparator C	1 Channel Sel	ect bit				
	00 = C12IN0 01 = C12IN1 10 = C12IN2 11 = C12IN3	- pin of C1 con - pin of C1 con - pin of C1 con - pin of C1 con	nects to C1VIN nects to C1VIN nects to C1VIN nects to C1VIN	√- √- √-				
Note 1:	Comparator outpu	ut requires the f	ollowing three	conditions: C	10E = 1, C10I	N = 1 and corres	sponding port	

REGISTER 8-1: CM1CON0: COMPARATOR 1 CONTROL REGISTER 0

Note 1: Comparator output requires the following three conditions: C1OE = 1, C1ON = 1 and corresponding port TRIS bit = 0.

10.4.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the ECCPASx bits of the ECCPAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- Comparator C1
- Comparator C2
- · Setting the ECCPASE bit in firmware

A shutdown condition is indicated by the ECCPASE (Auto-Shutdown Event Status) bit of the ECCPAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The ECCPASE bit is set to '1'. The ECCPASE will remain set until cleared in firmware or an auto-restart occurs (see Section 10.4.5 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [P1A/P1C] and [P1B/P1D]. The state of each pin pair is determined by the PSSAC and PSSBD bits of the ECCPAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

REGISTER 10-2: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

1 = A shutdown event has occurred; ECCP outputs are in shutd 0 = ECCP outputs are operating bit 6-4 ECCPAS<2:0>: ECCP Auto-shutdown Source Select bits 000 = Auto-Shutdown is disabled 001 = Comparator C1 output high	
bit 6-4 ECCPAS<2:0>: ECCP Auto-shutdown Source Select bits 000 = Auto-Shutdown is disabled 001 = Comparator C1 output high	iown state
000 = Auto-Shutdown is disabled	
010 = Comparator C2 output high ⁽¹⁾ 011 = Either Comparators output is high 100 = VIL on INT pin 101 = VIL on INT pin or Comparator C1 output high 110 = VIL on INT pin or Comparator C2 output high	
111 = VIL on INT pin or either Comparators output is high	
bit 3-2 PSSACn: Pins P1A and P1C Shutdown State Control bits 00 = Drive pins P1A and P1C to '0' 01 = Drive pins P1A and P1C to '1' 1x = Pins P1A and P1C tri-state	
bit 1-0 PSSBDn: Pins P1B and P1D Shutdown State Control bits 00 = Drive pins P1B and P1D to '0' 01 = Drive pins P1B and P1D to '1' 1x = Pins P1B and P1D tri-state	

- Note 1: The auto-shutdown condition is a levelbased signal, not an edge-based signal. As long as the level is present, the autoshutdown will persist.
 - 2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists.
 - 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.

FIGURE 10-14: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PRSEN = 0)



10.4.5 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PRSEN bit in the PWM1CON register.

If auto-restart is enabled, the ECCPASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the ECCPASE bit will be cleared via hardware and normal operation will resume.

FIGURE 10-15: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (PRSEN = 1)



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0	
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
bit 7							bit 0
Logond							

REGISTER 10-3: PWM1CON: ENHANCED PWM CONTROL REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 PRSEN: PWM Restart Enable bit

1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically

0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM

bit 6-0 PDC<6:0>: PWM Delay Count bits

PDCn = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal **should** transition active and the **actual** time it transitions active

TABLE 10-7: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CCP1CON ⁽¹⁾	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
CCPR1L ⁽¹⁾	Capture/Cor	mpare/PWM F	Register 1 Lo	w Byte					xxxx xxxx	uuuu uuuu
CCPR1H ⁽¹⁾	Capture/Cor	mpare/PWM F	Register 1 Hiç	gh Byte					xxxx xxxx	uuuu uuuu
CM1CON0	C10N	C1OUT	C10E	C1POL	-	C1R	C1CH1	C1CH0	0000 -000	0000 -000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	-	C2R	C2CH1	C2CH0	0000 -000	0000 -000
CM2CON1	MC1OUT	MC2OUT		T1ACS	C1HYS	C2HYS	T1GSS	C2SYNC	00-0 0010	00-0 0010
ECCPAS ⁽¹⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	0000 0000
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
PIE1	_	ADIE ⁽¹⁾	CCP1IE ⁽¹⁾	C2IE	C1IE	_	TMR2IE ⁽¹⁾	TMR1IE	-000 0-00	0000 0-00
PIR1	_	ADIF ⁽¹⁾	CCP1IF ⁽¹⁾	C2IF	C1IF	_	TMR2IF ⁽¹⁾	TMR1IF	-000 0-00	0000 0-00
PWM1CON ⁽¹⁾	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	0000 0000
T2CON ⁽¹⁾		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
TMR2 ⁽¹⁾	Timer2 Module Register								0000 0000	0000 0000
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISC	—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Capture, Compare and PWM. Note 1: PIC16F616/16HV616 only.

14.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

14.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

14.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

14.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

15.4 DC Characteristics: PIC16F610/616- I (Industrial)

DC CHARACTERISTICS		Standa Operat	ard Oper ing temp	ating Co erature	onditions -40°C	ditions (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial			
Param	Device Characteristics	Min	Truck	Max	Unite		Conditions		
No.	Device Characteristics	IVIIN	турт	wax	Units	Vdd	Note		
D020	Power-down Base Current(IPD) ⁽²⁾	_	0.05	0.9	μΑ	2.0	WDT, BOR, Comparators, VREF and T1OSC disabled		
		—	0.15	1.2	μΑ	3.0			
	PIC16F610/616	_	0.35	1.5	μΑ	5.0			
		—	150	500	nA	3.0	-40°C \leq TA \leq +25°C for industrial		
D021		—	0.5	1.5	μΑ	2.0	WDT Current ⁽¹⁾		
		_	2.5	4.0	μΑ	3.0	1		
			9.5	17	μΑ	5.0]		
D022		—	5.0	9	μΑ	3.0	BOR Current ⁽¹⁾		
		_	6.0	12	μΑ	5.0			
D023		—	105	115	μΑ	2.0	Comparator Current ⁽¹⁾ , both		
		_	110	125	μΑ	3.0	comparators enabled		
		_	116	140	μΑ	5.0			
D024		_	50	60	μΑ	2.0	Comparator Current ⁽¹⁾ , single		
		_	55	65	μΑ	3.0	comparator enabled		
			60	75	μΑ	5.0			
D025		_	30	40	μΑ	2.0	CVREF Current ⁽¹⁾ (high range)		
			45	60	μΑ	3.0			
			75	105	μΑ	5.0			
D026*		_	39	50	μΑ	2.0	CVREF Current ⁽¹⁾ (low range)		
			59	80	μΑ	3.0	_		
		—	98	130	μA	5.0			
D027			5.5	10	μΑ	2.0	T1OSC Current ⁽¹⁾ , 32.768 kHz		
			7.0	12	μΑ	3.0			
			8.5	14	μΑ	5.0			
D028			0.2	1.6	μΑ	3.0	A/D Current ⁽¹⁾ , no conversion in		
		—	0.36	1.9	μΑ	5.0	progress.		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.6 DC Characteristics: PIC16HV610/616- I (Industrial)

DC CHA	RACTERISTICS	Standa Operat	ard Oper ting temp	ating Co erature	-40°C \leq TA \leq +85°C for industrial			
Param	Davias Characteristics	Min	Tunt	Mox	Unito		Conditions	
No.	Device Characteristics	IVIIII	турт	IVIAX	Units	Vdd	Note	
D020	Power-down Base Current(IPD) ^(2,3)	—	135	200	μΑ	2.0	WDT, BOR, Comparators, VREF and T1OSC disabled	
		—	210	280	μΑ	3.0		
	PIC16HV610/616	—	260	350	μΑ	4.5		
D021		_	135	200	μΑ	2.0	WDT Current ⁽¹⁾	
		—	210	285	μΑ	3.0		
		—	265	360	μΑ	4.5		
D022			215	285	μA	3.0	BOR Current ⁽¹⁾	
		—	265	360	μΑ	4.5		
D023		_	240	340	μΑ	2.0	Comparator Current ⁽¹⁾ , both	
		_	320	420	μA	3.0	comparators enabled	
		—	370	500	μΑ	4.5		
D024			185	270	μΑ	2.0	Comparator Current ⁽¹⁾ , single	
		_	265	350	μA	3.0	comparator enabled	
		—	320	430	μA	4.5		
D025			165	235	μΑ	2.0	CVREF Current ⁽¹⁾ (high range)	
			255	330	μΑ	3.0		
		—	330	430	μA	4.5		
D026*			175	245	μA	2.0	CVREF Current ⁽¹⁾ (low range)	
		_	275	350	μA	3.0		
		—	355	450	μA	4.5		
D027			140	205	μA	2.0	T1OSC Current ⁽¹⁾ , 32.768 kHz	
			220	290	μA	3.0		
		—	270	360	μA	4.5		
D028			210	280	μA	3.0	A/D Current ⁽¹⁾ , no conversion in	
		—	260	350	μA	4.5	progress	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 4.5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Shunt regulator is always enabled and always draws operating current.

SHUNT REGULATOR CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Symbol Characteristics		Min	Тур	Max	Units	Comments	
SR01	VSHUNT	Shunt Voltage	4.75	5	5.4	V		
SR02	ISHUNT	Shunt Current	4	—	50	mA		
SR03*	TSETTLE	Settling Time		_	150	ns	To 1% of final value	
SR04	CLOAD	Load Capacitance	0.01	—	10	μF	Bypass capacitor on VDD pin	
SR05	Δ ISNT	Regulator operating current	—	180	—	μA	Includes band gap reference current	

TABLE 15-10: SHUNT REGULATOR SPECIFICATIONS (PIC16HV610/616 only)

These parameters are characterized but not tested.

*

TABLE 15-11: PIC16F616/16HV616 A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
AD01	NR	Resolution	—		10 bits	bit			
AD02	EIL	Integral Error	_	_	±1	LSb	Vref = 5.12V ⁽⁵⁾		
AD03	Edl	Differential Error	_	—	±1	LSb	No missing codes to 10 bits VREF = 5.12V ⁽⁵⁾		
AD04	EOFF	Offset Error	-	+1.5	+ 2.0	LSb	VREF = 5.12V ⁽⁵⁾		
AD07	Egn	Gain Error	_	_	±1	LSb	VREF = 5.12V ⁽⁵⁾		
AD06 AD06A	Vref	Reference Voltage ⁽³⁾	2.2 2.5	_	 Vdd	V	Absolute minimum to ensure 1 LSb accuracy		
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V			
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ			
AD09*	IREF	VREF Input Current ⁽³⁾	10	—	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.		
			_	_	50	μA	During A/D conversion cycle.		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF or VDD pin, whichever is selected as reference input.

4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

5: VREF = 5V for PIC16HV616.

15.13 High Temperature Operation

This section outlines the specifications for <u>the</u> <u>PIC16F616 device operating in a temperature range</u> <u>between -40°C and 150°C.⁽⁴⁾</u> The specifications between -40°C and 150°C⁽⁴⁾ are identical to those shown in DS41302 and DS80329.

Note 1:	Writes	are	<u>not</u>	allowed	for	Flash		
	Program Memory above 125°C.							
э.	All AC timing apositiontions are increased							

- All AC timing specifications are increased by 30%. This derating factor will include parameters such as TPWRT.
- **3:** The temperature range indicator in the part number is "H" for -40°C to 150°C.⁽⁴⁾

Example: PIC16F616T-H/ST indicates the device is shipped in a tAPE and reel configuration, in the TSSOP package, and is rated for operation from -40°C to 150°C.⁽⁴⁾

4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.

TABLE 15-13: ABSOLUTE MAXIMUM RATINGS

Parameter	Source/Sink	Value	Units
Max. Current: VDD	Source	20	mA
Max. Current: Vss	Sink	50	mA
Max. Current: PIN	Source	5	mA
Max. Current: PIN	Sink	10	mA
Pin Current: at Voн	Source	3	mA
Pin Current: at VoL	Sink	8.5	mA
Port Current: A and C	Source	20	mA
Port Current: A and C	Sink	50	mA
Maximum Junction Temperature		155	°C

Note: Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

IADEE	15-10.	Concernence and the control of the fight comp.)							
Param No.	Sym	Characteristic	Frequency Tolerance	Units	Min	Тур	Max	Conditions	
OS08	INTosc	Int. Calibrated INTOSC Freq. ⁽¹⁾	±10%	MHz	7.2	8.0	8.8	$\begin{array}{l} 2.0V \leq V \text{DD} \leq 5.5 \text{V} \\ \text{-40}^{\circ}\text{C} \leq \text{TA} \leq 150^{\circ}\text{C} \end{array}$	

TABLE 15-18: OSCILLATOR PARAMETERS FOR PIC16F616 - H (High Temp.)

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

TABLE 15-19: COMPARATOR SPECIFICATIONS FOR PIC16F616 – H (High Temp.)

Param No.	Sym	Characteristic	Units	Min	Тур	Max	Conditions
CM01	Vos	Input Offset Voltage	mV		±5	±20	(Vdd - 1.5)/2



FIGURE 16-20: PIC16HV610/616 IDD EC (1 MHz) vs. VDD





















