Zilog - Z8937120PSG Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

	D	et	a	i	I	s
--	---	----	---	---	---	---

Details	
Product Status	Active
Туре	Fixed Point
Interface	External Peripheral Interface
Clock Rate	20MHz
Non-Volatile Memory	OTP (8kB)
On-Chip RAM	1kB
Voltage - I/O	5.00V
Voltage - Core	5.00V
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.620", 15.75mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8937120psg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN FUNCTIONS

External Bus and External Registers. The following is made to clarify naming conventions used in this specification. The external bus and external registers are *"external"*

to the DSP core, and are used to access internal and external peripherals.




Figure 2. "External" Bus

EA2–EA0. External Address Bus (output). These pins control the user-defined register address output (latched). This bus is driven during both internal and external accesses. One of seven user-defined external registers is selected by the processor for reads or writes. External registers EXT0–EXT3 are always available to the user. External registers EXT4–EXT6 are used internally by the processor, or optionally by the user, if the pertinent internal peripherals are disabled. EXT7 is always reserved for use by the processor.

ED15–ED0. External Data Bus (input/output). These pins are the data bus for the user-defined external registers. The pins are normally tri-stated, except when these registers are specified as destination registers in a write instruction to an external peripheral. This bus uses the control signals RD/WR, DS, WAIT and the address pins EA2–EA0.

Note: The ED Bus was known as the EXT Bus in earlier versions of this document, and may be referred to as the EXT Bus, pins EXT15–EXT0, in other older related documents.

DS.Data Strobe (output). This pin provides the data strobe signal for the ED Bus. DS is active for transfers to/from external peripherals only.


RD/WR. Read/Write Select (output). This pin controls the data direction signal for the ED Bus. Data is available from the processor on ED15–ED0 when this signal and $\overline{\text{DS}}$ are both Low.

WAIT. WAIT State (input). The wait signal is sampled at the rising edge of the clock with appropriate setup and hold times. A single wait-state can be generated internally by setting the appropriate bits in the wait state register. The user must drive this line if multiple wait states are required. This pin has an internal pull-down.

HALT. Halt State (input). This pin stops program execution. The processor continuously executes NOPs and the program counter remains at the same value when this pin is held High. This pin has an internal pull-down.

INTO-INT2. Interrupts (input, positive edge triggered). These pins control interrupt requests 0-2. Interrupts are generated on the rising edge of the input signal. The DSP

PIN DESCRIPTION





No.	Symbol	Function	Direction	No.	Symbol	Function	Direction
1	ED12	External Data Bus	In/Out	21	V _{DD}	Power Supply	Input
2	ED13	External Data Bus	In/Out	22	RD/WR	Read/Write select for ED bus	Output
3	ED14	External Data Bus	In/Out	23	RESET	Reset	Input
4	V _{SS}	Ground		24	EA0	External Address Bus	Output
5	ED15	External Data Bus	in/Out	25	EA1	External Address Bus	Output
6	ED3	External Data Bus	In/Out	26	EA2	External Address Bus	Output
7	ED4	External Data Bus	In/Out	27	V _{DD}	Power Supply	Input
8	V _{SS}	Ground		28	DS	Data Strobe for ED Bus	Output
9	ED5	External Data Bus	In/Out	29	CLK	Clock	Input
10	ED6	External Data Bus	In/Out	30	FS0	Frame Sync-CODEC Ch. 0	Output
11	ED7	External Data Bus	In/Out	31	INT0	Interrupt	Input
12	TXD	Serial Output Data	Output	32	UO0	User Output	Output
13	ED8	External Data Bus	In/Out	33	UO1	User Output	Output
14	ED9	External Data Bus	In/Out	34	FS1	Frame Sync-CODEC Ch. 1	Output
15	V _{SS}	Ground		35	V _{SS}	Ground	
16	ED10	External Data Bus	In/Out	36	ED0	External Data Bus	In/Out
17	ED11	External Data Bus	In/Out	37	ED1	External Data Bus	In/Out
18	UI1	User Input	Input	38	ED2	External Data Bus	In/Out
19	U10	User Input	Input	39	V _{SS}	Ground	
20	SCLK	CODEC Serial Clock	Output	40	RXD	Serial Input Data	Input
Note	: HALT, WA	AIT, INT1 and INT2 are not avai	lable in the 40-pir	ı DIP p	ackage.		

Table 1. Z	89321/371	40-Pin DIP	Pin	Identification
------------	-----------	------------	-----	----------------

PIN DESCRIPTION (Continued)






Table 2. Z89321/371 44-Pin PLCC Pin Identification

No.	Symbol	Function	Direction
1	HALT	Stop execution	Input
2	FS0	Frame Sync-CODEC Ch. 0	Output
3	INT0	Interrupt	Input
4	UO0	User Output	Output
5	UO1	User Output	Output
6	FS1	Frame Sync-CODEC Ch. 1	Output
7	V _{SS}	Ground	
8	ED0	External Data Bus	In/Out
9	ED1	External Data Bus	In/Out
10	ED2	External Data Bus	In/Out
11	V _{SS}	Ground	
12	RXD	Serial Input Data	Input
13	ED12	External Data Bus	In/Out
14	ED13	External Data Bus	In/Out
15	ED14	External Data Bus	In/Out
16	V_{SS}	Ground	
17	ED15	External Data Bus	In/Out
18	ED3	External Data Bus	In/Out
19	ED4	External Data Bus	In/Out
20	V _{SS}	Ground	
21	ED5	External Data Bus	In/Out
22	ED6	External Data Bus	In/Out

Table 2. Z89321/371 44-Pin PLCC Pin Identification

No.	Symbol	Function	Direction
23	ED7	External Data Bus	In/Out
24	TXD	Serial Output Data	Output
25	ED8	External Data Bus	In/Out
26	ED9	External Data Bus	In/Out
27	V _{SS}	Ground	
28	ED10	External Data Bus	in/Out
29	ED11	External Data Bus	In/Out
30	INT2	Interrupt	Input
31	INT1	Interrupt	Input
32	UI1	User Input	Input
33	U10	User Input	Input
34	SCLK	CODEC Serial Clock	Output
35	V _{DD}	Power Supply	Input
36	RD/WR	Read/Write select for ED bus	Output
37	WAIT	Wait state	Input
38	RESET	Reset	Input
39	EA0	External Address bus	Output
40	EA1	External Address bus	Output
41	EA2	External Address bus	Output
42	V _{DD}	Power Supply	Input
43	DS	Data Strobe for ED Bus	Output
44	CLK	Clock	Input

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
V _{DD}	Supply voltage with respect to V _{SS}	-0.3	7.0	V
T _{STG}	Storage Temperature	-65	150	°C
T _A	Ambient Operating Temperature "S" device "E" device	0 40	70 85	0° 0°

Stresses greater than those listed under the Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only. Operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground.

Positive current $I_{(+)}$ flows into the referenced pin.

Negative current $I_{(-)}$ flows out of the referenced pin.




Figure 6. Test Load Diagram

DC ELECTRICAL CHARACTERISTICS

Table 4. $V_{DD} = 5V \pm 10\%$, TA = 0°C to +70°C for "S" Temperature Range (T_A = -40°C to +85°C for "E" temperature range, unless otherwise noted)

Sym	Parameter	Condition	Min	Тур	Max	Units
IDD	Supply Current	V _{DD} = 5.5V		70.0	TBD	mA
IDC	DC Power Consumption	V _{DD} = 5.0V and CLK stopped High		5.0	TBD	mA
VIH	Input High Level		2.7			V
VIL	Input Low Level	1.1.1.Emmun.			0.8	V
۱	Input Leakage	· · · · · · · · · · · · · · · · · · ·			10	μA
V _{OH}	Output High Voltage	I _{OH} = –100 μA	V _{DD} -0.2			V
		Ι _{ΟΗ} = –160 μΑ	2.4			V
VOL	Output Low Voltage	I _{OL} = 1.6 mA			0.4	V
		I _{OL} = 2.0 mA			0.5	V
I _{FL}	Output Floating Leakage Current				10	μA

AC ELECTRICAL CHARACTERISTICS

Table 5. V_{DD} = 5V ±10%, T _A = 0°C to +70°C for "S" Temperature Ra	nge
$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C for "E" temperature range, unless otherwise n$	oted)

Symbol	Parameter	Min [ns]	Max [ns]
Clock			and the second sec
ТСҮ	CLK Cycle Time	50	31250
CPWH	CLK Pulse Width High	21	
CPWL	CLK Pulse Width Low	21	
Tr	CLK Rise Time		2
Tf	CLK Fall Time		2
External Peripheral	Bus		
DSVALID	DS Valid Time from CLK Fall	0	15
DSHOLD	DS Hold Time from CLK Rise	0	15
EASET	EA Setup Time to DS Fall	10	
EAHOLD	EA Hold Time from DS Rise	4	
RWSET	Read/Write Setup Time to DS Fall	10	
RWHOLD	Read/Write Hold Time from DS Rise	0	
RDSET	Data Read Setup Time to DS Rise	15	
RDHOLD	Data Read Hold Time from DS Rise	0	
WRVALID	Data Write Valid Time from DS Fall		5
WRHOLD	Data Write Hold Time from DS Rise	2	·
Reset			
RSET	Reset Setup Time to CLK Fall for synchronous operation	15	
RWIDTH	Reset Low Pulse Width	2 TCY	
RRISE	Reset Rise Time		50
Interrupt			
INTSET	Interrupt Setup Time to CLK Fall	7	
INTWIDTH	Interrupt Low Pulse Width	1 TCY	
Halt	······································		
HSET	Halt Setup Time to CLK Rise	4	
HHOLD	Halt Hold Time from CLK Rise	12	
Wait State	······································		
WSET	Wait Setup Time to CLK Rise	20	
WHOLD	Wait Hold Time from CLK Rise	10	
CODEC Interface			
SSET	SCLK Setup Time from CLK Rise		15
FSSET	FSYNC Setup Time from SCLK Rise		7
TXSET	TXD Setup Time from SCLK Rise	······································	7
RXSET	RXD Setup Time to SCLK Fall	7	

TIMING DIAGRAMS




Figure 7. Read Timing






Figure 8. External Data (ED) Bus Read Timing Using WAIT Pin









Interrupts. The Z893x1 has three positive edge-triggered interrupt inputs. An interrupt is serviced at the end of an instruction execution. Two machine cycles are required to enter an interrupt instruction sequence. The PC is pushed onto the stack. At the end of the interrupt service routine, a RET instruction is used to pop the stack into the PC. The priority of the interrupts is INT0 = highest, INT2 = lowest. When those peripherals are enabled, INT1 is dedicated to the CO-DEC Interface and INT2 is dedicated to the 13-bit timer.

The Set-Interrupt-Enable-Flag (SIEF) instruction enables the interrupts. Interrupts are automatically disabled when entering an interrupt service routine. Before exiting an interrupt service routine, the SIEF instruction can be used to re-enable interrupts.

Registers. The Z893x1 has 19 internal registers and up to seven user-defined 16-bit external registers (EXT0–EXT6). The external register address space for EXT4–EXT6 is used by the Z893x1 internal peripherals. Disabling a peripheral allows access to these addresses for general-purpose use.

External Register Usage. The external registers EXT0–EXT6 are accessed using the External Address Bus EA2–EA0, the External Data Bus (ED Bus) ED15–ED0, and control signals DS, WAIT, and RD/WR. These registers provide a convenient data transfer capability with external peripherals. Data transfers can be performed in a single-cy-cle. An internal Wait-State generator is provided to accommodate slower external peripherals. A single wait state can be implemented through control register EXT7–2. For ad-

ditional wait states, the WAIT pin can be used. The WAIT pin is monitored only during execution of a read or write instruction to external peripherals on the ED bus.

Wait-State Generator. An internal Wait-State generator is provided to accommodate slow external peripherals. A single Wait-State can be implemented through a control register. For additional states, a dedicated pin (WAIT) can be held Low. The WAIT pin is monitored only during execution of a read or write instruction to external peripherals (ED bus).

CODEC Interface. The CODEC Interface provides the necessary control signals for transmission of CODEC information to/from the processor. The CODEC Interface accommodates external 8-bit PCM or 16/64-bit linear CODECs. The CODEC Interface can also be used with external A/D and D/A converters. The interface can also be used as a high-speed serial port.

\mu-Law Compression. The CODEC Interface provides optional hardware μ -Law compression from 13-bit format to 8-bit format. Decompression is performed in software using a 128-word lookup table.

Timers. Two programmable timers, a general purpose 13bit Timer, and a dedicated 12-bit Counter/Timer are provided to support the CODEC Interface. The 13-bit Timer can be operated in either continuous or one-shot mode. If the CODEC Interface is not enabled, its 12-bit Counter/Timer is also available for general-purpose use.

REGISTERS (Continued)

	Table 6. RFL Description			
S2	S1	S0	Loop Size	
0	0	0	256	
0	0	1	2	
0	1	0	4	
0	1	1	8	
1	0	0	16	
1	0	1	32	
1	1	0	64	
1	1	1	128	

Table 8 RPI Description

The following are not actually registers; however, they have a read/write function that acts primarily the same way as the hardware registers do on the chip:

Register Register Definition	
BUS	DDATA Bus
Dn:b	Program Memory Pointers
EXTn	External Registers

BUS is a read-only register which, when accessed, returns the contents of the D-Bus. BUS is used for emulation only.

Dn:b refers to locations in RAM that can be used as a pointer to locations in program memory. These locations make the Z89321/371 capable for coefficient addressing. The programmer decides which location to choose from based on two bits in the status register and two bits in the operand; only the lower 16 possible locations in RAM can be specified. At any one time, there are eight usable pointers, four per bank, and the four pointer are in consecutive locations in RAM. For example, if S3/S4=1 in the status register, then D0:0/D1:0/D2:0/D3:0 refer to register locations 4/5/6/7 in RAM Bank 0.

Note:	When the data pointers are being written to, a number is actually being loaded to Data RAM. In effect, these data pointers can be used as a limited method for writing to RAM.
	-EXT3 are used to map external peripherals into the ss space of the processor.
addres	s space of the processor.

EXT4 is used by the 13-bit Timer. If the Timer is disabled, then this address can be used to access an external peripheral on the External Data Bus.

EXT5 and **EXT6** are used by the CODEC Interface channels 0 and 1 respectively. If a CODEC channel is disabled, the corresponding address can be used to access an external peripheral.

EXT7 is used to program wait states for EXT0–EXT6, and is not available for accessing an external peripheral.

If both the Timer and CODEC Interface are disabled, there are 7 addresses available to access external peripherals.

If both the Timer and CODEC Interface are enabled, there are 4 addresses available to access external peripherals.




Figure 17. Status Register

PERIPHERAL OPERATION

Overview

The peripherals for the Z893x1 family consist of a general purpose 13-bit Timer and a dual channel CODEC Interface.

The CODEC Interface contains its own 12-bit Counter/Timer. When the CODEC Interface is disabled, the Counter/Timer is available for general purpose use.

The output of the 12-bit Counter/Timer can also be linked with the input of the 13-bit Timer for extended timing. See the EXT4 and EXT7 register definitions for more information and examples.

Enabling and Disabling Peripherals


At power on, and after a RESET, the 13-bit general purpose Timer is enabled, but count operation is disabled. See the EXT4 register definition for more information concerning the operation of the Timer. While the Timer is enabled, it uses INT2 to signal a time out. When the Timer is disabled, EXT4 and INT2 are available for use by an external peripheral. At power on, and after a RESET, the CODEC Interface is disabled. See EXT5, EXT6, and EXT7 register definitions for more information concerning the operation of the CO-DEC Interface. While the CODEC Interface is enabled, it uses INT1 to signal the end of a frame. When a CODEC Interface channel is disabled, its corresponding EXT address is available. When both channels are disabled, EXT5, EXT6, and INT1 are available for use by an external peripheral. EXT7 is always reserved for internal use.

If an internal peripheral is enabled, the External Bus data and data strobe signals for the corresponding register address are not available on the External Bus (internal peripheral data transfers are processed internally).

Interrupts

The Z893x1 interrupts are:

- INT0 General-Purpose Use
- INT1 CODEC Interface (when enabled), or else User
- INT2 Timer (when enabled), or else User






Overview

The CODEC Interface not only supports a variety of external 8-bit, 16-bit linear, 64-bit sigma-delta stereo CODECs, and external A/D and D/A Converters, but the interface can also be used as a general purpose high-speed serial port. The CODEC Interface includes optional hardware μ -Law compression. The CODEC Interface is designed to support both Half-Duplex and Full-Duplex operation. The CODEC Interface is designed to operate in master mode only. The CO-DEC Interface generates a serial clock and two Frame Sync signals, which allows for two channels of data.

Hardware

The CODEC Interface hardware uses six 16-bit registers, μ -Law compression logic, and general-purpose control logic to control transfers to/from the appropriate registers.





CODEC Interface Control Signals


SCLK. Serial Clock (output). This pin provides the clock signal for operating the external CODEC. A 4-bit prescaler is used to divide down the system clock (CLK) to produce the desired output frequency of SCLK. An internal divide-by-two is performed on CLK before passing it to the SCLK prescaler:

where PS = 2's complement of the 4-bit Pre-Scaler value (PS is an up-counter).


TXD. Serial Output Data (output). This pin provides 8, 16, and 64-bit data transfers. Each bit is clocked out of the processor by the rising edge of SCLK, with the MSB transmitted first.

RXD. Serial Input Data (input). This pin provides 8, 16, and 64-bit data transfers. Each bit is clocked into the processor by the falling edge of SCLK, with the MSB received first.

CODEC INTERFACE (Continued)












Figure 22. 8-Bit CODEC Frame Synchronization

CONDITION CODES

The following Instruction Description defines the condition codes supported by the DSP assembler. If the instruction description refers to the < cc > (condition code) symbol in one

of its addressing modes, the instruction will only execute if the condition is true.

Code	Description
С	Carry
EQ	Equal (same as Z)
F	False
IE	Interrupts Enabled
MI	Minus
NC	No Carry
NE	Not Equal (same as NZ)
NIE	No Interrupts Enabled
NOV	No Overflow
NU0	Not User Zero
NU1	Not User One
NZ	Not zero
OV	Overflow
PL	Plus (Positive)
UO	User Zero
U1	User One
UGE	Unsigned Greater Than or Equal (Same as NC)
ULT	Unsigned Less Than (Same as C)
Z	Zero

Description

Addition

Absolute Value

Inst.

ABS

ADD

INSTRUCTION DESCRIPTIONS

Synopsis

ABS[<cc>,]<src>

ADD<dest>,<src>

	Operands	Words	Cycles	Examples
	<cc>,A</cc>	1	1	ABS NC, A
	А	1	1	ABS A
	A, <pregs></pregs>	1	1	ADD A,P0:0
	A, <dregs></dregs>	1	1	ADD A,D0:0
	A, <limm></limm>	2	2	ADD A,#%1234
	A, <memind></memind>	1	3	ADD A,@@P0:0
	A, <direct></direct>	1	1	ADD A,%F2
	A, <regind></regind>	1	1	ADD A,@P1:1
	A, <hwregs></hwregs>	1	1	ADD A,X
	A, <simm></simm>	1	1	ADD A, #%12
	A, <pregs></pregs>	1	1	AND A,P2:0
	A, <dregs></dregs>	1	1	AND A,D0:1
	A, <limm></limm>	2	2	AND A,#%1234
	A, <memind></memind>	1	3	AND A,@@P1:0
	A, <direct></direct>	1	1	AND A,%2C
	A, <regind></regind>	1	1	AND A,@P1:2+LOOP
	A, <hwregs></hwregs>	1	1	AND A, EXT3
	A, <simm></simm>	1	1	AND A, #%12
ress>	<cc>,<direct></direct></cc>	2	2	CALL Z,sub2
	< direct>	2	2	CALL sub1

			A, <simm></simm>	I	1	ADD A, #%1Z
AND	Bitwise AND	AND <dest>,<src></src></dest>	A, <pregs></pregs>	1	1	AND A,P2:0
		-	A, <dregs></dregs>	1	1	AND A,D0:1
			A, <limm></limm>	2	2	AND A,#%1234
			A, <memind></memind>	1	3	AND A,@@P1:0
			A, <direct></direct>	1	1	AND A,%2C
			A, <regind></regind>	1	1	AND A,@P1:2+LOOP
			A, <hwregs></hwregs>	1	1	AND A, EXT3
			A, <simm></simm>	1	1	AND A, #%12
CALL	Subroutine call	CALL [<cc>,]<address></address></cc>	<cc>,<direct></direct></cc>	2	2	CALL Z,sub2
UALL	Subioutine call	UNEE [COP,] CAULESS	<pre><direct></direct></pre>	2	2	CALL sub1
005		005			1	CCF
CCF	Clear C flag	CCF	None	1		
CIEF	Clear IE Flag	CIEF	None	1	1	CIEF
COPF	Clear OP flag	COPF	None	1	1	COPF
СР	Comparison	CP <src1>,<src2></src2></src1>	A, <pregs></pregs>	1	1	CP A,P0:0
			A, <dregs></dregs>	1	1	CP A,D3:1
			A, <memind></memind>	1	3	CP A,@@P0:1
			A, <direct></direct>	1	1	CP A,%FF
			A, <regind></regind>	1	1	CP A,@P2:1+
			A, <hwregs></hwregs>	1	1	CP A, STACK
			A, <limm></limm>	2	2	CP A,#%FFCF
			A, <simm></simm>	1	1	CP A, #%12
DEC	Decrement	DEC [<cc>,]<dest></dest></cc>	<cc>,A</cc>	1	1	DEC NZ,A
	200101110111		A	1	1	DEC A
INC	Increment	INC [<cc>,] <dest></dest></cc>	<cc>,A</cc>	1	1	INC PL,A
	morement		A	1	1	INC A
JP	Jump	JP [<cc>,]<address></address></cc>	<cc>,<direct></direct></cc>	2	2	JP C,Label
51	Jump		<pre><direct></direct></pre>	2	2	JP Label
	Lood doctination	I Dedaata caraa		1	1	LD A,X
LD	Load destination	LD <dest>,<src></src></dest>	A, <hwregs></hwregs>	1	1	LD A,D0:0
	with source		A, <dregs></dregs>	1	1	LD A,P0:1
			A, <pregs></pregs>	1	1	LD A,@P1:1
			A, <regind></regind>	1		
			A, <memind></memind>	1	3 1	LD A,@D0:0
			A, <direct></direct>	1		LD A,124
			<direct>,A</direct>	1	1	LD 124,A
			<dregs>,<hwregs></hwregs></dregs>	1	1	LD D0:0,EXT7
			<pregs>,<simm></simm></pregs>	1	1	LD P1:1,#%FA
			<pregs>,<hwregs></hwregs></pregs>	1	1	LD P1:1,EXT1
			<regind>,<limm></limm></regind>	1	1	LD@P1:1,#1234
			<regind>,<hwregs></hwregs></regind>	1	1	LD @P1:1+,X
			<hwregs>,<pregs></pregs></hwregs>	1	1	LD Y,P0:0
			<hwregs>,<dregs></dregs></hwregs>	1	1	LD SR,D0:0
			<hwregs>,<limm></limm></hwregs>	2	2	LD PC,#%1234
			<hwregs>,<accind></accind></hwregs>	1	3	LD X,@A
			<hwregs>,<memind></memind></hwregs>	1	3	LD Y,@D0:0
			<hwregs>,<regind></regind></hwregs>	1	1	LD A,@P0:0-LOOP
			<hwregs>,<hwregs></hwregs></hwregs>	1	1	LD X,EXT6

Inst.	Description	Synopsis	Operands	Words	Cycles	Examples
lotes:						
		egs>, <dest> cannot be P.</dest>				
			s>, <dest> cannot be EXTn i</dest>	f <src> is E)</src>	KTn,	
•	<dest> cannot be X</dest>	if <src> is X, <dest> canno</dest></src>	t be SR if <src> is SR.</src>			
3. V	Vhen <src> is <accir< td=""><td>nd> <dest> cannot be A.</dest></td><td></td><td></td><td></td><td></td></accir<></src>	nd> <dest> cannot be A.</dest>				
ЛLD	Multiply	MLD <src1>,<src2></src2></src1>	<hwregs>,<regind></regind></hwregs>	1	1	MLD A,@P0:0+LOOP
	.,	[, <bank switch="">]</bank>	<hwregs>,<regind>,<</regind></hwregs>	1	1	MLD A,@P1:0,OFF
			bank switch>	1	1	MLD @P1:1,@P2:0
			<regind>,<regind></regind></regind>	1	1	MLD @P0:1,@P1:0,ON
			<regind>,<regind>,</regind></regind>			0,00,0
			 sank switch>			
lotes:						·
		nust be a bank 1 register. S	Src2's <regind a="" bar<="" be="" must="" td=""><td>nk 0 reaister</td><td></td><td></td></regind>	nk 0 reaister		
	hwregs> for src1 ca					
			switch> defaults to OFF. For	or the opera	nds	
		switch> defaults to ON.		·····		
/IPYA	-	MPYA <src1>,<src2></src2></src1>	<hwregs>,<regind></regind></hwregs>	1	1	MPYA A,@P0:0
		[, <bank switch="">]</bank>	<hwregs>,<regind>,<</regind></hwregs>	1	1	MPYA A,@P1:0,OFF
			bank switch>	1	1	MPYA @P1:1,@P2:0
			<regind>,<regind></regind></regind>	1	1	MPYA@P0:1,@P1:0,0
			<regind>,<regind>,</regind></regind>	•	•	
			 switch>			
lotes:						
IPYS	Multiply and	MPYS <src1>,<src2></src2></src1>	<hwregs>,<regind></regind></hwregs>	1	1	MPYS A,@P0:0
	ON.	MDVC corol> corol>	<pre>churage> <regind></regind></pre>	1	1	
	subtract	[, <bank switch="">]</bank>	<pre><hwregs>,<regind>,<</regind></hwregs></pre>	1	1	MPYS A,@P1:0,OFF
		[,]	bank switch>	1	1	MPYS @P1:1,@P2:0
			<regind>,<regind></regind></regind>	1	1	MPYS
			<regind>,<regind>,</regind></regind>			@P0:1,@P1:0,ON
			<bank switch=""></bank>			
lotes:						
1. If	src1 is <regind> it n</regind>	nust be a bank 1 register. S	Src2's <regind> must be a ba</regind>	ink 0 registe	er.	
	hwregs> for src1 ca		-	-		
	-		nk switch> defaults to OFF.	For the op	erands <re< td=""><td>gind>, <regind> the <ban< td=""></ban<></regind></td></re<>	gind>, <regind> the <ban< td=""></ban<></regind>
S	witch> defaults to O	N.				
IEG	Negate	NEG <cc>,A</cc>	<cc>, A</cc>	1	1	NEG MI,A
	5		Α	1	1	NEG A
IOP	No operation	NOP	None	1	1	NOP
DR	Bitwise OR	OR <dest>,<src></src></dest>	A, <pregs></pregs>	1	1	OR A.P0:1
213	DITMISE ON	UN NUCOLA NOILE	A, <pregs></pregs>	1	1	OR A, D0:1
			A, <limm></limm>	2	2	OR A,#%2C21
				۲ ۲	2	OR A,@@P2:1+
			A, <memind></memind>	1	3 1	OR A, @@F2.1+ OR A, %2C
			A, <direct></direct>	1	1	OR A, @P1:0-LOOP
			A, <regind></regind>	1		
			A, <hwregs></hwregs>	1	1	OR A,EXT6
			A, <simm></simm>	1	1	OR A,#%12
POP	Pop value	POP <dest></dest>	<pregs></pregs>	1	1	POP P0:0
	from stack		<dregs></dregs>	1	1	POP D0:1
			<regind></regind>	1	1	POP @P0:0
			<hwreas></hwreas>	4	4	POP A

<hwregs>

POP @P0:0 POP A

1

INSTRUCTION DESCRIPTIONS (Continued)

Inst.	Description	Synopsis	Operands	Words	Cycles	Examples
PUSH	Push value	PUSH <src></src>	<pregs></pregs>	1	1	PUSH P0:0
	onto stack		<dregs></dregs>	1	1	PUSH D0:1
			<regind></regind>	1	1	PUSH @P0:0
			<hwregs></hwregs>	1	1	PUSH BUS
			<limm></limm>	2	2	PUSH #12345
			<accind></accind>	1	3	PUSH @A
			<memind></memind>	1	3	PUSH @@P0:0
RET	Return from	RET	None	1	2	RET
RL	subroutine Rotate Left	RL <cc>,A</cc>	<cc>,A</cc>	1	1	RL NZ,A
nL.	Rolate Lett	RL <007,A	<сс~,д А	1	1	RL A
	<u> </u>					
RR	Rotate Right	RR <cc>,A</cc>	<cc>,A</cc>	1	1	RR C,A
			Α	1	1	RR A
SCF	Set C flag	SCF	None	1	1	SCF
SIEF	Set IE flag	SIEF	None	1	1	SIEF
SLL	Shift left	SLL	[<cc>,]A</cc>	1	1	SLL NZ,A
	logical		À	1	1	SLL A
SOPF	Set OP flag	SOPF	None	1	1	SOPF
SRA	Shift right	SRA <cc>,A</cc>	<cc>,A</cc>	1	1	SRA NZ,A
	arithmetic		Α	1	1	SRA A
SUB	Subtract	SUB <dest>,<src></src></dest>	A, <pregs></pregs>	1	1	SUB A,P1:1
			A, <dregs></dregs>	1	1	SUB A,D0:1
			A, <limm></limm>	2	2	SUB A,#%2C2C
			A, <memind></memind>	1	3	SUB A,@D0:1
			A, <direct></direct>	1	1	SUB A,%15
			A, <regind></regind>	1	1	SUB A,@P2:0-LOOP
			A, <hwregs></hwregs>	1	1	SUB A, STACK
			A, <simm></simm>	1	1	SUB A, #%12
XOR	Bitwise	XOR <dest>,<src></src></dest>	A, <pregs></pregs>	1	1	XOR A,P2:0
	exclusive OR		A, <dregs></dregs>	1	1	XOR A,D0:1
			A, <limm></limm>	2	2	XOR A,#13933
			A, <memind></memind>	1	3	XOR A,@@P2:1+
			A, <direct></direct>	1	1	XOR A,%2F
			A, <regind></regind>	1	1	XOR A,@P2:0
			A, <hwregs></hwregs>	1	1	XOR A, BUS
			A, <simm></simm>	1	1	XOR A, #%12

Bank Switch Operand. The third (optional) operand of the MLD, MPYA and MPYS instructions represents whether the bank switch is set ON or OFF. To more clearly represent this capacity, the keywords ON and OFF are used to state

the status of the switch. These keywords are referenced in the instruction descriptions through the <bank switch> symbol. The most notable capability this item provides is that a source operand can be multiplied by itself (squared).

PACKAGE INFORMATION




Figure 25. 40-Pin Package Diagram




Figure 26. 44-Pin PLCC Package Diagram

e

PACKAGE INFORMATION (Continued)




Figure 27. 44-Pin LQFP Package Diagram

ORDERING INFORMATION

Z89321

Z8932120PSC	
Z8932120VSC	
Z8932120VEC	
Z8932120FSC	
Z8932120FEC	

Z89371

Z8937120PSC Z8937120VSC Z8937120FSC

Codes

P = Plastic DIP	
V = Plastic PLCC	
F = Plastic LQFP	
S = 0°C to +70°C	
E = -40°C to 85°C	
20 = 20 MHz	
C = Plastic Standard	
	V = Plastic PLCCF = Plastic LQFPS = 0°C to +70°CE = $-40°C$ to 85°C20 = 20 MHz

Example:

Z 89321 20 V S C is a Z89321, 20 MHz, PLCC, 0° to +70°C, Plastic Standard Flow Environmental Flow Temperature Package Speed Product Number ZiLOG Prefix

For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.