



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	e200z3
Core Size	32-Bit Single-Core
Speed	60MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	80
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.25V
Data Converters	A/D 34x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5633mf2mlu60">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5633mf2mlu60</a>

# 1 Addendum List for Revision 9

**Table 1. MPC5634M Rev 9 Addendum**

Location	Description
Section 4.11, "Temperature Sensor Electrical Characteristics", Page 81	In "Temperature Sensor Electrical Characteristics" table, update the Min and Max value of "Accuracy" parameter to -20°C and +20°C, respectively.

# 2 Revision History

Table 2 provides a revision history for this datasheet addendum document.

**Table 2. Revision History Table**

Rev. Number	Substantive Changes	Date of Release
1.0	Initial release.	12/2014

**How to Reach Us:****Home Page:**

[freescale.com](http://freescale.com)

**Web Support:**

[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, Altivec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: MPC5634M\_AD

Rev. 1.0

01/2015

The flash memory provides the following features:

- Supports a 64-bit data bus for instruction fetch, CPU loads and DMA access. Byte, halfword, word and doubleword reads are supported. Only aligned word and doubleword writes are supported.
- Fetch Accelerator
  - Architected to optimize the performance of the flash with the CPU to provide single cycle random access to the flash up to 80 MHz system clock speed
  - Configurable read buffering and line prefetch support
  - Four line read buffers (128 bits wide) and a prefetch controller
- Hardware and software configurable read and write access protections on a per-master basis
- Interface to the flash array controller is pipelined with a depth of one, allowing overlapped accesses to proceed in parallel for interleaved or pipelined flash array designs
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (0-31 additional cycles) allowing use for emulation of other memory types
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page size of 128 bits (four words)
- ECC with single-bit correction, double-bit detection
- Program page size of 64 bits (two words)
- ECC single-bit error corrections are visible to software
- Minimum program size is two consecutive 32-bit words, aligned on a 0-modulo-8 byte address, due to ECC
- Embedded hardware program and erase algorithm
- Erase suspend
- Shadow information stored in non-volatile shadow block
- Independent program/erase of the shadow block

## 2.2.10 SRAM

The MPC5634M SRAM module provides a general-purpose up to 94 KB memory block. The SRAM controller includes these features:

- Supports read/write accesses mapped to the SRAM memory from any master
- 32 KB or 24 KB block powered by separate supply for standby operation
- Byte, halfword, word and doubleword addressable
- ECC performs single-bit correction, double-bit detection on 32-bit data element

## 2.2.11 BAM

The BAM (Boot Assist Module) is a block of read-only memory that is programmed once by Freescale and is identical for all MPC5634M MCUs. The BAM program is executed every time the MCU is powered-on or reset in normal mode. The BAM supports different modes of booting. They are:

- Booting from internal flash memory
- Serial boot loading (A program is downloaded into RAM via eSCI or the FlexCAN and then executed)
- Booting from external memory on calibration bus

The BAM also reads the reset configuration half word (RCHW) from internal flash memory and configures the MPC5634M hardware accordingly. The BAM provides the following features:

- Sets up MMU to cover all resources and mapping all physical address to logical addresses with minimum address translation

- SCK to PCS delay
  - Delay between frames
- Programmable serial frame size of 4 to 16 bits, expandable with software control
- Continuously held chip select capability
- 6 Peripheral Chip Selects, expandable to 64 with external demultiplexer
- Deglitching support for up to 32 Peripheral Chip Selects with external demultiplexer
- DMA support for adding entries to TX FIFO and removing entries from RX FIFO:
  - TX FIFO is not full (TFFF)
  - RX FIFO is not empty (RFDF)
- 6 Interrupt conditions:
  - End of queue reached (EOQF)
  - TX FIFO is not full (TFFF)
  - Transfer of current frame complete (TCF)
  - Attempt to transmit with an empty Transmit FIFO (TFUF)
  - RX FIFO is not empty (RFDF)
  - FIFO Underrun (slave only and SPI mode, the slave is asked to transfer data when the TxFIFO is empty)
  - FIFO Overrun (serial frame received while RX FIFO is full)
- Modified transfer formats for communication with slower peripheral devices
- Continuous Serial Communications Clock (SCK)
- Power savings via support for Stop Mode
- Enhanced DSI logic to implement a 32-bit Timed Serial Bus (TSB) configuration, supporting the Microsecond Channel downstream frame format

The DSPIs also support these features unique to the DSI and CSI configurations:

- 2 sources of the serialized data:
  - eTPU\_A and eMIOS output channels
  - Memory-mapped register in the DSPI
- Destinations for the deserialized data:
  - eTPU\_A and eMIOS input channels
  - SIU External Interrupt Request inputs
  - Memory-mapped register in the DSPI
- Deserialized data is provided as Parallel Output signals and as bits in a memory-mapped register
- Transfer initiation conditions:
  - Continuous
  - Edge sensitive hardware trigger
  - Change in data
- Pin serialization/deserialization with interleaved SPI frames for control and diagnostics
- Continuous serial communications clock
- Support for parallel and serial chaining of up to four DSPI blocks

## 2.2.16 eSCI

The enhanced serial communications interface (eSCI) allows asynchronous serial communications with peripheral devices and other MCUs. It includes special support to interface to Local Interconnect Network (LIN) slave devices. The eSCI block provides the following features:

- Full-duplex operation
- Standard mark/space non-return-to-zero (NRZ) format

## Overview

- Independent interrupt source for each channel
- Counter can be stopped in debug mode

### 2.2.19 Software Watchdog Timer (SWT)

The Software Watchdog Timer (SWT) is a second watchdog module to complement the standard Power Architecture watchdog integrated in the CPU core. The SWT is a 32-bit modulus counter, clocked by the system clock or the crystal clock, that can provide a system reset or interrupt request when the correct software key is not written within the required time window.

The following features are implemented:

- 32-bit modulus counter
- Clocked by system clock or crystal clock
- Optional programmable watchdog window mode
- Can optionally cause system reset or interrupt request on timeout
- Reset by writing a software key to memory mapped register
- Enabled out of reset
- Configuration is protected by a software key or a write-once register

### 2.2.20 Debug features

#### 2.2.20.1 Nexus port controller

The NPC (Nexus Port Controller) block provides real-time development support capabilities for the MPC5634M Power Architecture-based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NPC block is an integration of several individual Nexus blocks that are selected to provide the development support interface for MPC5634M. The NPC block interfaces to the host processor (e200z335), eTPU, and internal buses to provide development support as per the IEEE-ISTO 5001-2003 standard. The development support provided includes program trace and run-time access to the MCUs internal memory map and access to the Power Architecture and eTPU internal registers during halt. The Nexus interface also supports a JTAG only mode using only the JTAG pins. MPC5634M in the production 144 LQFP supports a 3.3 V reduced (4-bit wide) Auxiliary port. These Nexus port pins can also be used as 5 V I/O signals to increase usable I/O count of the device. When using this Nexus port as IO, Nexus trace is still possible using VertiCal calibration. In the VertiCal calibration package, the full 12-bit Auxiliary port is available.

#### NOTE

In the VertiCal package, the full Nexus Auxiliary port shares balls with the addresses of the calibration bus. Therefore multiplexed address/data bus mode must be used for the calibration bus when using full width Nexus trace in VertiCal assembly.

The following features are implemented:

- 5-pin JTAG port (JCOMP, TDI, TDO, TMS, and TCK)
  - Always available in production package
  - Supports both JTAG Boundary Scan and debug modes
  - 3.3 V interface
  - Supports Nexus class 1 features
  - Supports Nexus class 3 read/write feature
- 9-pin Reduced Port interface in 144 LQFP production package
  - Alternate function as IO
  - 5 V (in GPIO or alternate function mode), 3.3 V (in Nexus mode) interface

## 3 Pinout and signal description

This section contains the pinouts for all production packages for the MPC5634M family of devices. Please note the following:

- Pins labeled “NC” are to be left unconnected. Any connection to an external circuit or voltage may cause unpredictable device behavior or damage.
- Pins labeled “NIC” have no internal connection.

### 3.1 144 LQFP pinout

[Figure 2](#) shows the pinout for the 144-pin LQFP.

Table 2. MPC563xM signal properties (continued)

Name	Function <sup>1</sup>	Pad Config. Register (PCR) <sup>2</sup>	PCR PA Field <sup>3</sup>	I/O Type	Voltage <sup>4</sup> / Pad Type	Reset State <sup>5</sup>	Function / State After Reset <sup>6</sup>	Pin No.			
									144 LQFP	176 LQFP	208 MAPB GA
AN[13] MA[1] ETPU_A[21] SDO	Single Ended Analog Input Mux Address ETPU_A Ch. eQADC Serial Data Out	PCR[216]	011 010 100 000	I O O O	VDDEH7	I / –	AN[13] / –		118	147	B12
AN[14] MA[2] ETPU_A[27] SDI	Single Ended Analog Input Mux Address ETPU_A Ch. eQADC Serial Data In	PCR[217]	011 010 100 000	I O O I	VDDEH7	I / –	AN[14] / –		117	146	C12
AN[15] FCK ETPU_A[29]	Single Ended Analog Input eQADC Free Running Clock ETPU_A Ch.	PCR[218]	011 010 000	I O O	VDDEH7	I / –	AN[15] / –		116	145	C13
AN[16]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		3	3	C6
AN[17]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		2	2	C4
AN[18]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		1	1	D5
AN[21]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		144	173	B4
AN[22]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		132	161	B8
AN[23]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		131	160	C9
AN[24]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		130	159	D8
AN[25]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		129	158	B9
AN[27]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		128	157	A10
AN[28]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		127	156	B10
AN[30]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		126	155	D9
AN[31]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		125	154	D10
AN[32]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		124	153	C10
AN[33]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		123	152	C11
AN[34]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		122	151	C5
AN[35]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		121	150	D11
AN[36]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		—	174 <sup>7</sup>	F4 <sup>8</sup>
AN[37]	Single Ended Analog Input	—	—	I	VDDA	I / –	AN[x] / –		—	175 <sup>7</sup>	E3 <sup>8</sup>





- <sup>9</sup> The GPIO functions on GPIO[206] and GPIO[207] can be selected as trigger functions in the SIU for the ADC by making the proper selections in the SIU\_ETISR and SIU\_ISEL3 registers in the SIU.
- <sup>10</sup> Some signals in this section are available only on calibration package.
- <sup>11</sup> These pins are only available in the 496 CSP/MAPBGA calibration/development package.
- <sup>12</sup> On the calibration package, the Nexus function on this pin is enabled when the NEXUSCFG pin is high and Nexus is configured to full port mode. On the 176-pin and 208-pin packages, the Nexus function on this pin is enabled permanently. Do not connect the Nexus MDO or MSEO pins directly to a power supply or ground.
- <sup>13</sup> In the calibration package, the I/O segment containing this pin is called VDDE12.
- <sup>14</sup> 208-ball BGA package only
- <sup>15</sup> When configured as Nexus (208-pin package or calibration package with NEXUSCFG=1), and JCOMP is asserted during reset, MDO[0] is driven high until the crystal oscillator becomes stable, at which time it is then negated.
- <sup>16</sup> The function of this pin is Nexus when NEXUSCFG is high.
- <sup>17</sup> High when the pin is configured to Nexus, low otherwise.
- <sup>18</sup> O/Low for the calibration with NEXUSCFG=0; I/Up otherwise.
- <sup>19</sup> ALT\_ADDR/Low for the calibration package with NEXUSCFG=0;  $\overline{\text{EVTI}}$ /Up otherwise.
- <sup>20</sup> In 176-pin and 208-pin packages, the Nexus function is disabled and the pin/ball has the secondary function
- <sup>21</sup> This signal is not available in the 176-pin and 208-pin packages.
- <sup>22</sup> The primary function is not selected via the PA field when the pin is a Nexus signal. Instead, it is activated by the Nexus controller.
- <sup>23</sup> TDI and TDO are required for JTAG operation.
- <sup>24</sup> The primary function is not selected via the PA field when the pin is a JTAG signal. Instead, it is activated by the JTAG controller.
- <sup>25</sup> The function and state of the CAN\_A and eSCI\_A pins after execution of the BAM program is determined by the BOOTCFG1 pin.
- <sup>26</sup> Connect an external 10K pull-up resistor to the SCI\_A\_RX pin to ensure that the pin is driven high during CAN serial boot.
- <sup>27</sup> For pins AN[0:7], during and just after POR negates, internal pull resistors can be enabled, resulting in as much as 4 mA of current draw. The pull resistors are disabled when the system clock propagates through the device.
- <sup>28</sup> ETPUA[24:29] are input and output. The input muxing is controlled by SIU\_ISEL8 register.
- <sup>29</sup> eTPU\_A[25] is an output only function.
- <sup>30</sup> Only the output channels of eTPU[8:9] are connected to pins.
- <sup>31</sup> The function after reset of the XTAL pin is determined by the value of the signal on the PLLCFG[1] pin. When bypass mode is chosen XTAL has no function and should be grounded.
- <sup>32</sup> The function after reset of the EXTAL\_EXTCLK pin is determined by the value of the signal on the PLLCFG[1] pin. If the EXTCLK function is chosen, the valid operating voltage for the pin is 1.62 V to 3.6 V. If the EXTAL function is chosen, the valid operating voltage is 3.3 V.
- <sup>33</sup> VSSPLL and VSSREG are connected to the same pin.
- <sup>34</sup> This pin is shared by two pads: VDDA\_AN, using pad\_vdde\_hv, and VDDA\_DIG, using pad\_vdde\_int\_hv.
- <sup>35</sup> This pin is shared by two pads: VSSA\_AN, using pad\_vsse\_hv, and VSSA\_DIG, using pad\_vsse\_int\_hv.
- <sup>36</sup> VDDEH1A, VDDEH1B, and VDDEH1AB are shorted together in all production packages. The separation of the signal names is present to support legacy naming, however they should be considered as the same signal in this document.
- <sup>37</sup> LVDS pins will not work at 3.3 V.
- <sup>38</sup> The VDDEH6 segment may be powered from 3.0 V to 5.0 V for mux address or SSI functions, but must meet the VDDA specifications of 4.5 V to 5.25 V for analog input function.

## Electrical characteristics

- <sup>8</sup> Internal structures hold the voltage greater than  $-1.0$  V if the injection current limit of 2 mA is met.
- <sup>9</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by  $V_{DDEH}$  supplies, if the maximum injection current specification is met (2 mA for all pins) and  $V_{DDEH}$  is within the operating voltage specifications.
- <sup>10</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by  $V_{DDE}$  supplies, if the maximum injection current specification is met (2 mA for all pins) and  $V_{DDE}$  is within the operating voltage specifications.
- <sup>11</sup> Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- <sup>12</sup> Total injection current for all analog input pins must not exceed 15 mA.
- <sup>13</sup> Lifetime operation at these specification limits is not guaranteed.
- <sup>14</sup> Solder profile per CDF-AEC-Q100.
- <sup>15</sup> Moisture sensitivity per JEDEC test method A112.

## 4.3 Thermal characteristics

**Table 8. Thermal characteristics for 144-pin LQFP**

Symbol	C	D	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection <sup>1</sup>	Single layer board – 1s	43	°C/W
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection <sup>2</sup>	Four layer board – 2s2p	35	°C/W
$R_{\theta JMA}$	CC	D	Junction-to-Ambient (@200 ft/min) <sup>2</sup>	Single layer board – 1s	34	°C/W
$R_{\theta JMA}$	CC	D	Junction-to-Ambient (@200 ft/min) <sup>2</sup>	Four layer board – 2s2p	29	°C/W
$R_{\theta JB}$	CC	D	Junction-to-Board <sup>2</sup>		22	°C/W
$R_{\theta JCTop}$	CC	D	Junction-to-Case (Top) <sup>3</sup>		8	°C/W
$\Psi_{JT}$	CC	D	Junction-to-Package Top, Natural Convection <sup>4</sup>		2	°C/W

- <sup>1</sup> Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
- <sup>2</sup> Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- <sup>3</sup> Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- <sup>4</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## Electrical characteristics

- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

## 4.4 Electromagnetic Interference (EMI) characteristics

Table 11. EMI testing specifications<sup>1</sup>

Symbol	Parameter	Conditions	$f_{osc}/f_{BUS}$	Frequency	Level (Typ)	Unit
Radiated Emissions	$V_{EME}$	Device Configuration, test conditions and EM testing per standard IEC61967-2; Supply Voltage = 5.0V DC, Ambient Temperature = 25°C, Worst-case Orientation	Oscillator Frequency = 8 MHz; System Bus Frequency = 80 MHz; No PLL Frequency Modulation	150 kHz – 50 MHz	26	dB $\mu$ V
				50–150 MHz	24	
				150–500 MHz	24	
				500–1000 MHz	21	
				IEC Level	K	
			Oscillator Frequency = 8 MHz; System Bus Frequency = 80 MHz; 1% PLL Frequency Modulation	150 kHz – 50 MHz	20	dB $\mu$ V
				50–150 MHz	19	
				150–500 MHz	14	
				500–1000 MHz	7	
				IEC Level	L	

<sup>1</sup> IEC Classification Level: L = 24dB $\mu$ V; K = 30dB $\mu$ V.

## 4.5 Electromagnetic static discharge (ESD) characteristics

Table 12. ESD ratings<sup>1,2</sup>

Symbol		Parameter	Conditions	Value	Unit
—	SR	ESD for Human Body Model (HBM)	—	2000	V
R1	SR	HBM circuit description	—	1500	Ω
C	SR		—	100	pF
—	SR	ESD for field induced charge Model (FCDM)	All pins	500	V
			Corner pins	750	
—	SR	Number of pulses per pin	Positive pulses (HBM)	1	—
			Negative pulses (HBM)	1	—
—	SR	Number of pulses	—	1	—

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature."

Table 14. PMC electrical characteristics (continued)

ID	Name		C	Parameter	Min	Typ	Max	Unit	Notes
5b	—	CC	P	Nominal 3.3 V supply internal regulator DC output voltage variation after power-on reset	Vdd33 – 7.5%	Vdd33	Vdd33 + 7%	V	With internal load up to Idd3p3
5c	—	CC	D	Voltage regulator 3.3 V output impedance at maximum DC load	—	—	2	Ω	
5d	Idd3p3	CC	P	Voltage regulator 3.3 V maximum DC output current	80	—	—	mA	
5e	Vdd33 ILim <sup>6</sup>	CC	C	Voltage regulator 3.3 V DC current limit	—	130	—	mA	
6	Lvi3p3	CC	C	Nominal LVI for rising 3.3 V supply <sup>5</sup>	—	3.090	—	V	The Lvi3p3 specs are also valid for the Vddeb LVI
6a	—	CC	C	Variation of LVI for rising 3.3 V supply at power-on reset <sup>5</sup>	Lvi3p3–6%	Lvi3p3	Lvi3p3+6%	V	See note <sup>7</sup>
6b	—	CC	C	Variation of LVI for rising 3.3 V supply after power-on reset <sup>5</sup>	Lvi3p3–3%	Lvi3p3	Lvi3p3+3%	V	See note <sup>7</sup>
6c	—	CC	C	Trimming step LVI 3.3 V <sup>5</sup>	—	20	—	mV	
6d	Lvi3p3_h	CC	C	LVI 3.3 V hysteresis <sup>5</sup>	—	60	—	mV	
7	Por3.3V_r	CC	C	Nominal POR for rising 3.3 V supply	—	2.07	—	V	The 3.3V POR specs are also valid for the Vddeb POR
7a	—	CC	C	Variation of POR for rising 3.3 V supply	Por3.3V_r–35%	Por3.3V_r	Por3.3V_r+35%	V	
7b	Por3.3V_f	CC	C	Nominal POR for falling 3.3 V supply	—	1.95	—	V	
7c	—	CC	C	Variation of POR for falling 3.3 V supply	Por3.3V_f–35%	Por3.3V_f	Por3.3V_f+35%	V	
8	Lvi5p0	CC	C	Nominal LVI for rising 5 V VDDREG supply <sup>5</sup>	—	4.290	—	V	
8a	—	CC	C	Variation of LVI for rising 5 V VDDREG supply at power-on reset <sup>5</sup>	Lvi5p0–6%	Lvi5p0	Lvi5p0+6%	V	
8b	—	CC	C	Variation of LVI for rising 5 V VDDREG supply power-on reset <sup>5</sup>	Lvi5p0–3%	Lvi5p0	Lvi5p0+3%	V	
8c	—	CC	C	Trimming step LVI 5 V <sup>5</sup>	—	20	—	mV	

Table 22. DC electrical specifications<sup>1</sup> (continued)

Symbol	C	Parameter	Conditions	Value <sup>2</sup>			Unit
				min	typ	max	
I <sub>DDH1</sub> I <sub>DDH6</sub> I <sub>DDH7</sub> I <sub>DD7</sub> I <sub>DDH9</sub> I <sub>DD12</sub>	CC	D	Operating current V <sub>DDE</sub> <sup>23</sup> supplies @ 80 MHz	V <sub>DDEH1</sub>	—	—	See note <sup>23</sup> mA
				V <sub>DDEH6</sub>	—	—	
				V <sub>DDEH7</sub>	—	—	
				V <sub>DDE7</sub>	—	—	
				V <sub>DDEH9</sub>	—	—	
				V <sub>DDE12</sub>	—	—	
I <sub>ACT_S</sub>	CC	C	Slow/medium I/O weak pull up/down current <sup>24</sup>	3.0 V – 3.6 V	15	—	95 μA
		P		4.75 V – 5.25 V	35	—	
I <sub>ACT_F</sub>	CC	D	Fast I/O weak pull up/down current <sup>24</sup>	1.62 V – 1.98 V	36	—	120 μA
		D		2.25 V – 2.75 V	34	—	
		D		3.0 V – 3.6 V	42	—	
I <sub>ACT_MV_PU</sub>	CC	C	Multi-voltage pad weak pullup current	V <sub>DDEH</sub> = 3.0–3.6 V <sup>10</sup> , pad_multv_hv, all process corners, high swing mode only	10	—	75 μA
		P		4.75 V – 5.25 V	25	—	
I <sub>ACT_MV_PD</sub>	CC	C	Multivoltage pad weak pulldown current	V <sub>DDEH</sub> = 3.0–3.6 V <sup>10</sup> , pad_multv_hv, all process corners, high swing mode only	10	—	60 μA
		P		4.75 V – 5.25 V	25	—	
I <sub>INACT_D</sub>	CC	P	I/O input leakage current <sup>25</sup>	—	–2.5	—	2.5 μA
I <sub>IC</sub>	CC	T	DC injection current (per pin)	—	–1.0	—	1.0 mA
I <sub>INACT_A</sub>	CC	P	Analog input current, channel off, AN[0:7], AN38, AN39 <sup>26</sup>	—	–250	—	250 nA
		P	Analog input current, channel off, all other analog pins (ANx) <sup>26</sup>	—	–150	—	

Table 22. DC electrical specifications<sup>1</sup> (continued)

Symbol		C	Parameter	Conditions	Value <sup>2</sup>			Unit
					min	typ	max	
C <sub>L</sub>	CC	D	Load capacitance (fast I/O) <sup>27</sup>	DSC(PCR[8:9]) = 0b00	—	—	10	pF
		D		DSC(PCR[8:9]) = 0b01	—	—	20	
		D		DSC(PCR[8:9]) = 0b10	—	—	30	
		D		DSC(PCR[8:9]) = 0b11	—	—	50	
C <sub>IN</sub>	CC	D	Input capacitance (digital pins)	—	—	—	7	pF
C <sub>IN_A</sub>	CC	D	Input capacitance (analog pins)	—	—	—	10	pF
C <sub>IN_M</sub>	CC	D	Input capacitance (digital and analog pins <sup>28</sup> )	—	—	—	12	pF
R <sub>PUPD200K</sub>	CC	P	Weak Pull-Up/Down Resistance <sup>29,30</sup> 200 kΩ Option	—	130	—	280	kΩ
R <sub>PUPDMATCH</sub>	CC	C	200KΩ Option	—	–2.5	—	2.5	%
R <sub>PUPD100K</sub>	CC	P	Weak Pull-Up/Down Resistance <sup>29,30</sup> 100 kΩ Option	—	65	—	140	kΩ
R <sub>PUPDMATCH</sub>	CC	C	100KΩ Option	—	–2.5	—	2.5	%
R <sub>PUPD5K</sub>	CC	D	Weak Pull-Up/Down Resistance <sup>29</sup> 5 kΩ Option	5 V ± 5% supply	1.4	—	7.5	kΩ
T <sub>A</sub> (T <sub>L</sub> to T <sub>H</sub> )	SR	—	Operating temperature range - ambient (packaged)	—	–40.0	—	125.0	°C
—	SR	—	Slew rate on power supply pins	—	—	—	50	V/ms

<sup>1</sup> These specifications are design targets and subject to change per device characterization.

<sup>2</sup> TBD: To Be Defined.

<sup>3</sup> V<sub>DDE</sub> must be lower than V<sub>RC33</sub>, otherwise there is additional leakage on pins supplied by V<sub>DDE</sub>.

<sup>4</sup> These specifications apply when V<sub>RC33</sub> is supplied externally, after disabling the internal regulator (V<sub>DDREG</sub> = 0).

<sup>5</sup> ADC is functional with 4 V ≤ V<sub>DDA</sub> ≤ 4.75 V but with derated accuracy. This means the ADC will continue to function at full speed with no bad behavior, but the accuracy will be degraded.

<sup>6</sup> Internal structures hold the input voltage less than V<sub>DDA</sub> + 1.0 V on all pads powered by V<sub>DDA</sub> supplies, if the maximum injection current specification is met (3 mA for all pins) and V<sub>DDA</sub> is within the operating voltage specifications.

<sup>7</sup> The V<sub>DDF</sub> supply is connected to V<sub>DD</sub> in the package substrate. This specification applies to calibration package devices only.

## 4.16.4 eMIOS timing

Table 39. eMIOS timing<sup>1</sup>

#	Symbol		C	Characteristic	Min. Value	Max. Value	Unit
1	t <sub>MIPW</sub>	CC	D	eMIOS Input Pulse Width	4	—	t <sub>CYC</sub>
2	t <sub>MOPW</sub>	CC	D	eMIOS Output Pulse Width	1	—	t <sub>CYC</sub>

<sup>1</sup> eMIOS timing specified at f<sub>SYS</sub> = 80 MHz, V<sub>DD</sub> = 1.14 V to 1.32 V, V<sub>DDEH</sub> = 4.5 V to 5.25 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, and C<sub>L</sub> = 50 pF with SRC = 0b00.

## 4.16.5 DSPI timing

Table 40. DSPI timing<sup>1,2</sup>

#	Symbol		C	Characteristic	40 MHz		60 MHz		80 MHz		Unit
					Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>SCK</sub>	CC	D	SCK Cycle Time <sup>3,4</sup>	48.8 ns	5.8 ms	28.4 ns	3.5 ms	24.4 ns	2.9 ms	—
2	t <sub>CSC</sub>	CC	D	PCS to SCK Delay <sup>5</sup>	46	—	26	—	22	—	ns
3	t <sub>ASC</sub>	CC	D	After SCK Delay <sup>6</sup>	45	—	25	—	21	—	ns
4	t <sub>SDC</sub>	CC	D	SCK Duty Cycle	( $\frac{1}{2}t_{SC}$ ) – $\frac{2}{2}$	( $\frac{1}{2}t_{SC}$ ) + $\frac{2}{2}$	( $\frac{1}{2}t_{SC}$ ) – $\frac{2}{2}$	( $\frac{1}{2}t_{SC}$ ) + $\frac{2}{2}$	( $\frac{1}{2}t_{SC}$ ) – $\frac{2}{2}$	( $\frac{1}{2}t_{SC}$ ) + $\frac{2}{2}$	ns
5	t <sub>A</sub>	CC	D	Slave Access Time (SS active to SOUT driven)	—	25	—	25	—	25	ns
6	t <sub>DIS</sub>	CC	D	Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid)	—	25	—	25	—	25	ns
7	t <sub>PCSC</sub>	CC	D	PCSx to $\overline{\text{PCSS}}$ time	4	—	4	—	4	—	ns
8	t <sub>PASC</sub>	CC	D	$\overline{\text{PCSS}}$ to PCSx time	5	—	5	—	5	—	ns
9	t <sub>SUI</sub>	CC	Data Setup Time for Inputs								
			D	Master (MTFE = 0)	20	—	20	—	20	—	ns
			D	Slave	2	—	2	—	2	—	
			D	Master (MTFE = 1, CPHA = 0) <sup>7</sup>	–4	—	6	—	8	—	
			D	Master (MTFE = 1, CPHA = 1)	20	—	20	—	20	—	

Table 40. DSPI timing<sup>1,2</sup> (continued)

#	Symbol		C	Characteristic	40 MHz		60 MHz		80 MHz		Unit
					Min.	Max.	Min.	Max.	Min.	Max.	
10	$t_{HI}$	CC	Data Hold Time for Inputs								
			D	Master (MTFE = 0)	−4	—	−4	—	−4	—	ns
			D	Slave	7	—	7	—	7	—	
			D	Master (MTFE = 1, CPHA = 0) <sup>7</sup>	45	—	25	—	21	—	
			D	Master (MTFE = 1, CPHA = 1)	−4	—	−4	—	−4	—	
11	$t_{SUO}$	CC	Data Valid (after SCK edge)								
			D	Master (MTFE = 0)	—	6	—	6	—	6	ns
			D	Slave	—	25	—	25	—	25	
			D	Master (MTFE = 1, CPHA=0)	—	45	—	25	—	21	
			D	Master (MTFE = 1, CPHA=1)	—	6	—	6	—	6	
12	$t_{HO}$	CC	Data Hold Time for Outputs								
			D	Master (MTFE = 0)	−5	—	−5	—	−5	—	ns
			D	Slave	5.5	—	5.5	—	5.5	—	
			D	Master (MTFE = 1, CPHA = 0)	8	—	4	—	3	—	
			D	Master (MTFE = 1, CPHA = 1)	−5	—	−5	—	−5	—	

<sup>1</sup> All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at VDDEH = 3.0–5.25 V, TA = TL to TH, and CL = 50 pF with SRC = 0b11.

<sup>2</sup> Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 62 MHz parts allow for a 60 MHz system clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM.

<sup>3</sup> The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two MPC5634M devices communicating over a DSPI link.

<sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>5</sup> The maximum value is programmable in DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK].

<sup>6</sup> The maximum value is programmable in DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC].

<sup>7</sup> This number is calculated assuming the SMPL\_PT bitfield in DSPI\_MCR is set to 0b10.



## 4.16.6 eQADC SSI timing

Table 41. eQADC SSI timing characteristics (pads at 3.3 V or at 5.0 V)<sup>1</sup>

CLOAD = 25pF on all outputs. Pad drive strength set to maximum.								
#	Symbol		C	Rating	Min	Typ	Max	Unit
1	f <sub>FCK</sub>	CC	D	FCK Frequency <sup>2, 3</sup>	1/17 f <sub>SYS_CLK</sub>		1/2 f <sub>SYS_CLK</sub>	Hertz
1	t <sub>FCK</sub>	CC	D	FCK Period (t <sub>FCK</sub> = 1/ f <sub>FCK</sub> )	2 t <sub>SYS_CLK</sub>		17t <sub>SYS_CLK</sub>	seconds
2	t <sub>FCKHT</sub>	CC	D	Clock (FCK) High Time	t <sub>SYS_CLK</sub> – 6.5		9* t <sub>SYS_CLK</sub> + 6.5	ns
3	t <sub>FCKLT</sub>	CC	D	Clock (FCK) Low Time	t <sub>SYS_CLK</sub> – 6.5		8* t <sub>SYS_CLK</sub> + 6.5	ns
4	t <sub>SDS_LL</sub>	CC	D	SDS Lead/Lag Time	–7.5		+7.5	ns
5	t <sub>SDO_LL</sub>	CC	D	SDO Lead/Lag Time	–7.5		+7.5	ns
6	t <sub>DVFE</sub>	CC	D	Data Valid from FCK Falling Edge (t <sub>FCKLT</sub> +t <sub>SDO_LL</sub> )	1			ns
7	t <sub>EQ_SU</sub>	CC	D	eQADC Data Setup Time (Inputs)	22			ns
8	t <sub>EQ_HO</sub>	CC	D	eQADC Data Hold Time (Inputs)	1			ns

<sup>1</sup> SS timing specified at f<sub>SYS</sub> = 80 MHz, V<sub>DD</sub> = 1.14 V to 1.32 V, V<sub>DDEH</sub> = 4.5 V to 5.25 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, and C<sub>L</sub> = 50 pF with SRC = 0b00.

<sup>2</sup> Maximum operating frequency is highly dependent on track delays, master pad delays, and slave pad delays.

<sup>3</sup> FCK duty is not 50% when it is generated through the division of the system clock by an odd number.




Figure 29. eQADC SSI timing

# 5.1.2 176 LQFP





Figure 33. 176 LQFP package mechanical drawing (part 1)



**Figure 37. 208 MAPBGA package mechanical drawing (part 2)**

**Table 43. Revision history (continued)**

Revision	Date	Description of Changes
Rev.4	12/2009	<p>208-pin MAPBGA ballmap for the MPC5633M (1024 KB flash memory) has changed.</p> <p>Power Management Control (PMC) and Power On Reset (POR) electrical specifications updated</p> <p>Temperature sensor data added</p> <p>Specifications now indicate how each controller characteristic parameter is guaranteed.</p> <p>I/O pad current specifications updated</p> <p>I/O Pad VRC33 current specifications updated</p> <p>PAD AC characteristics updated</p> <p>VGA gain specifications added to eQADC electrical characteristics</p> <p>DC electrical specifications updated:</p> <ul style="list-style-type: none"> <li>Footnote added to RPUPD100K and RPUPD200K: When the pull-up and pull-down of the same nominal 200 K<math>\Omega</math> or 100 K<math>\Omega</math> value are both enabled, assuming no interference from other devices, the resulting pad voltage will be <math>0.5 \cdot V_{DDE} \pm 2.5\%</math></li> <li><math>I_{OL}</math> condition added to <math>V_{OL\_LS}</math>.</li> <li><math>I_{OH}</math> condition added to <math>V_{OH\_LS}</math>.</li> <li>Minimum <math>V_{OH\_LS}</math> is 2.3 V (was 2.7 V).</li> <li>Separate <math>I_{DDPLL}</math> removed from <math>I_{DD}</math> spec because we can only measure <math>I_{DD} + I_{DDPLL}</math>. <math>I_{DD}</math> increased by 15 mA (to 195 mA) to account for <math>I_{DDPLL}</math>. <math>I_{DD}</math> now documented as <math>I_{DD} + I_{DDPLL}</math>. Footnote added detailing runtime configuration used to measure <math>I_{DD} + I_{DDPLL}</math>.</li> <li>Specifications for <math>I_{DDSTBY}</math> and <math>I_{DDSTBY150}</math> reformatted to make more clear.</li> <li><math>V_{STBY}</math> is now specified by two ranges. The area in between those ranges is indeterminate.</li> </ul> <p>LVDS pad specifications updated:</p> <ul style="list-style-type: none"> <li>Min value for <math>V_{OD}</math> at SRC=0b01 is 90 mV (was 120); and 160 mV (was 180) at SRC = 0b10</li> </ul> <p>Changes to Signal Properties table:</p> <ul style="list-style-type: none"> <li>VDDE7 removed as voltage segment from Calibration bus pins. Calibration bus pins are powered by VDDE12 only.</li> <li>GPIO[139] and GPIO[87] pins changed to Medium pads</li> <li>Some signal names have changed on 176-pin QFP package pinout: "CAL_x" signals renamed to "ALT_x".</li> </ul> <p>Changes to Pad Types table:</p> <ul style="list-style-type: none"> <li>Column heading changed from "Voltage" to "Supply Voltage"</li> <li>MultiV pad high swing mode voltage changed to 3.0 V – 5.25 V (was 4.5 V – 5.25 V)</li> <li>MultiV pad low swing mode voltage changed to 4.5 V – 5.25 V (was 3.0 V – 3.6 V)</li> </ul> <p>Signal details table added</p> <p>Power/ground segmentation table added</p> <p>100-pin package is no longer available</p>

### How to Reach Us:

#### Home Page:

[www.freescale.com](http://www.freescale.com)

#### Web Support:

<http://www.freescale.com/support>

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

#### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

#### Asia/Pacific:

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org

© Freescale Semiconductor, Inc. 2008-2012. All rights reserved.

Document Number: MPC5634M  
Rev. 9  
05/2012

