



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z3
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	80
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.25V
Data Converters	A/D 34x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5633mf2mlu80

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1 Addendum List for Revision 9

Table 1. MPC5634M Rev 9 Addendum

Location	Description
Section 4.11, "Temperature Sensor Electrical Characteristics", Page 81	In "Temperature Sensor Electrical Characteristics" table, update the Min and Max value of "Accuracy" parameter to -20°C and +20°C, respectively.

# 2 Revision History

Table 2 provides a revision history for this datasheet addendum document.

### Table 2. Revision History Table

Rev. Number	Substantive Changes	Date of Release
1.0	Initial release.	12/2014



35

## 3.6 Signal summary

## Table 2. MPC563xM signal properties

		Pad		1/0	Voltage <sup>4</sup> / Pad Type	Reset State <sup>5</sup>	Function / State After Reset <sup>6</sup>		Р	in No.	
Name	Function <sup>1</sup>	Register (PCR) <sup>2</sup>	Field <sup>3</sup>	Туре					144 LQFP	176 LQFP	208 MAPB GA
		•	[	Dedicate	ed GPIO						
GPIO[98]	GPIO	PCR[98]	—	I/O	VDDEH7 Slow	– / Up	GPIO[98]/Up		_	141 <sup>7</sup>	J15 <sup>8</sup>
GPIO[99]	GPIO	PCR[99]	—	I/O	VDDEH7 Slow	– / Up	GPIO[99]/Up		_	142 <sup>7</sup>	H13 <sup>8</sup>
GPIO[206] <sup>9</sup>	GPIO	PCR[206]	—	I/O	VDDEH7 Slow	– / Up	GPIO[206]/Up		_	143 <sup>7</sup>	R4 <sup>8</sup>
GPIO[207] <sup>9</sup>	GPIO	PCR[207]	—	I/O	VDDEH7 Slow	– / Up	GPIO[207]/Up		_	144 <sup>7</sup>	P5 <sup>8</sup>
			Res	set / Cor	nfiguration		·				
RESET	External Reset Input	-		I	VDDEH6a Slow	I / Up	RESET / Up		80	97	L16
RSTOUT	External Reset Output	PCR[230]		0	VDDEH6a Slow	RSTOUT/ Low	RSTOUT/ High		85	102	K15
PLLREF IRQ[4] ETRIG[2] GPIO[208]	FMPLL Mode Selection External Interrupt Request eQADC Trigger Input GPIO	PCR[208]	011 010 100 000	    /0	VDDEH6a Slow	PLLREF / Up	– / Up		68	83	M14
BOOTCFG1 IRQ[3] ETRIG[3] GPIO[212]	Boot Config. Input External Interrupt Request eQADC Trigger Input GPIO	PCR[212]	011 010 100 000	    /0	VDDEH6a Slow	BOOTCFG1 / Down	– / Down		70	85	M15
WKPCFG NMI DSPI_B_SOUT GPI0[213]	Weak Pull Config. Input Non-Maskable Interrupt DSPI_B Data Output GPIO	PCR[213]	01 11 10 00	    /O	VDDEH6a Slow	WKPCFG / Up	– / Up		71	86	L15
			•	Calibra	ation <sup>10</sup>	•		• •		•	
CAL_ADDR[12:15] <sup>11</sup>	Calibration Address Bus	PCR[340]	_	0	VDDE12 Fast	O / Low	CAL_ADDR / Low		_	_	_

reescale Semiconductor	
	MPC5634M Microcontroller Data Sheet, Rev. 9

## Table 2. MPC563xM signal properties (continued)

		Pad Config		1/0	Voltage <sup>4</sup> /	_	Function / State	Pin No.			
Name	Function <sup>1</sup>	Register (PCR) <sup>2</sup>	Field <sup>3</sup>	Туре	Pad Type	Reset State <sup>5</sup>	After Reset <sup>6</sup> 144 1 LQFP LC		176 LQFP	208 MAPB GA	
CAL_ADDR[16] <sup>21</sup> ALT_MDO[0] <sup>12</sup>	Calibration Address Bus Nexus Msg Data Out	PCR[345]	_	0 0	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	O / Low <sup>15</sup>	MDO / ALT_ADDR <sup>12</sup> / Low		—	17	A14
CAL_ADDR[17] <sup>21</sup> ALT_MDO[1] <sup>12</sup>	Calibration Address Bus Nexus Msg Data Out	PCR[345]	—	0 0	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	O / Low <sup>15</sup>	ALT_MDO / CAL_ADDR <sup>12</sup> / Low		_	18	B14
CAL_ADDR[18] <sup>21</sup> ALT_MDO[2] <sup>12</sup>	Calibration Address Bus Nexus Msg Data Out	PCR[345]	—	0 0	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	O / Low <sup>15</sup>	ALT_MDO / CAL_ADDR <sup>12</sup> / Low		_	19	A13
CAL_ADDR[19] <sup>21</sup> ALT_MDO[3] <sup>12</sup>	Calibration Address Bus Nexus Msg Data Out	PCR[345]	_	0 0	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	O / Low <sup>15</sup>	ALT_MDO / CAL_ADDR <sup>12</sup> / Low		_	20	B13
CAL_ADDR[20:27] ALT_MDO[4:11]	Calibration Address Bus Nexus Msg Data Out	PCR[345]	_	0 0	VDDE12 <sup>13</sup> Fast	O / Low	ALT_MDO / CAL_ADDR <sup>16</sup> / Low		_	—	_
CAL_ADDR[28] <sup>21</sup> ALT_MSEO[0] <sup>12</sup>	Calibration Address Bus Nexus Msg Start/End Out	PCR[345]	—	0 0	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	O / Low <sup>17</sup>	ALT_MSEO <sup>16</sup> / CAL_ADDR <sup>17</sup> / Low		_	118	C15
CAL_ADDR[29] <sup>21</sup> ALT_MSEO[1] <sup>12</sup>	Calibration Address Bus Nexus Msg Start/End Out	PCR[345]	—	0 0	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	O / Low <sup>17</sup>	ALT_MSEO <sup>16</sup> / CAL_ADDR <sup>17</sup> / Low		_	117	E16
CAL_ADDR[30] <sup>21</sup> ALT_EVTI <sup>12</sup>	Calibration Address Bus Nexus Event In	PCR[345]	—	0 	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	18	ALT_EVTI / CAL_ADDR <sup>19</sup>		_	116	E15
ALT_EVTO	Nexus Event Out	PCR[344]	—	0	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	O / Low	ALT_EVTO / High		—	120	D15
ALT_MCKO	Nexus Msg Clock Out	PCR[344]	—	0	VDDE12 <sup>13</sup> VDDE7 <sup>14</sup> Fast	O / Low	ALT_MCKO / Enabled		—	14	F15
NEXUSCFG <sup>11</sup>	Nexus/Calibration bus selector	-	-	I	VDDE12 Fast	l / Down	NEXUSCFG / Down		—	—	-
CAL_CS[0] <sup>11</sup>	Calibration Chip Selects	PCR[336]	-	0	VDDE12 Fast	O / High	CAL_CS / High			_	-
CAL_CS[2] <sup>11</sup> CAL_ADDR[10]	Calibration Chip Selects Calibration Address Bus	PCR[338]	11 10	0 0	VDDE12 Fast	O / High	CAL_CS / High		_	—	—

36



		Pad Config. Register (PCR) <sup>2</sup>	PCR PA Field <sup>3</sup>	l/O Type	Voltage <sup>4</sup> / Pad Type	Reset State <sup>5</sup>		Pin No.			
Name	Function <sup>1</sup>						After Reset <sup>6</sup>	144 LQFP	176 LQFP	208 MAPB GA	
DSPI_B_PCS[5] DSPI_C_PCS[0] GPIO[110]	DSPI_B Periph Chip Select DSPI_C Periph Chip Select GPIO	PCR[110]	01 10 00	0 0 I/O	VDDEH6b Medium	– / Up	- / Up	87	104	J13	
				eQA	DC						
AN[0] <sup>27</sup> DAN0+	Single Ended Analog Input Positive Terminal Diff. Input	_	—	I I	VDDA	I / -	AN[0] /	143	172	B5	
AN[1] <sup>27</sup> DAN0-	Single Ended Analog Input Negative Terminal Diff. Input	_	-	I I	VDDA	I /	AN[1] / -	142	171	A6	
AN[2] <sup>27</sup> DAN1+	Single Ended Analog Input Positive Terminal Diff. Input	_	—	I I	VDDA	I / –	AN[2] / -	141	170	D6	
AN[3] <sup>27</sup> DAN1-	Single Ended Analog Input Negative Terminal Diff. Input	_	—	I I	VDDA	I / –	AN[3] /	140	169	C7	
AN[4] <sup>27</sup> DAN2+	Single Ended Analog Input Positive Terminal Diff. Input	_	—	I I	VDDA	I / –	AN[4] / -	139	168	B6	
AN[5] <sup>27</sup> DAN2-	Single Ended Analog Input Negative Terminal Diff. Input	_	—	I I	VDDA	I / –	AN[5] /	138	167	A7	
AN[6] <sup>27</sup> DAN3+	Single Ended Analog Input Positive Terminal Diff. Input	_	—	I	VDDA	I /	AN[6] / -	137	166	D7	
AN[7] <sup>27</sup> DAN3-	Single Ended Analog Input Negative Terminal Diff. Input	-	-		VDDA	I / -	AN[7] /	136	165	C8	
AN[8]	See AN[38]-AN[8]-ANW		1	1			J I			1	
AN[9] ANX	Single Ended Analog Input External Multiplexed Analog Input	_	_	l	VDDA	I /	AN[9] /	5	5	A2	
AN[10]	See AN[39]-AN[10]-ANY					1				1	
AN[11] ANZ	Single Ended Analog Input External Multiplexed Analog Input	_	_	l	VDDA	I /	AN[11] / -	4	4	A3	
AN[12] MA[0] ETPU_A[19] SDS	Single Ended Analog Input Mux Address ETPU_A Ch. eQADC Serial Data Strobe	PCR[215]	011 010 100 000	 0 0	VDDEH7	1/-	AN[12] / -	119	148	A12	

Table 2. MPC563xM signal properties (continued)

Pinout and signal description



### Pinout and signal description

Signal	Module or Function	Description
CAL_RD_WR	Calibration Bus	RD_WR indicates whether the current transaction is a read access or a write access.
CAL_TS_ALE	Calibration Bus	The Transfer Start signal $(\overline{TS})$ is asserted by the MPC5634M to indicate the start of a transfer.
		The Address Latch Enable (ALE) signal is used to demultiplex the address from the data bus.
CAL_EVTO	Calibration Bus	Nexus Event Out
CAL_MCKO	Calibration Bus	Nexus Message Clock Out
NEXUSCFG	Nexus/Calibration Bus	Nexus/Calibration Bus selector
eMIOS[0:23]	eMIOS	eMIOS I/O channels
AN[0:39]	eQADC	Single-ended analog inputs for analog-to-digital converter
FCK	eQADC	eQADC free running clock for eQADC SSI.
MA[0:2]	eQADC	These three control bits are output to enable the selection for an external Analog Mux for expansion channels.
REFBYPC	eQADC	Bypass capacitor input
SDI	eQADC	Serial data in
SDO	eQADC	Serial data out
SDS	eQADC	Serial data select
VRH	eQADC	Voltage reference high input
VRL	eQADC	Voltage reference low input
SCI_A_RX SCI_B_RX	eSCI_A – eSCI_B	eSCI receive
SCI_A_TX SCI_B_TX	eSCI_A – eSCI_B	eSCI transmit
ETPU_A[0:31]	eTPU	eTPU I/O channel
CAN_A_TX CAN_C_TX	FlexCan_A – FlexCAN_C	FlexCAN transmit
CAN_A_RX CAN_C_RX	FlexCAN_A – FlexCAN_C	FlexCAN receive
JCOMP	JTAG	Enables the JTAG TAP controller.
ТСК	JTAG	Clock input for the on-chip test and debug logic.
TDI	JTAG	Serial test instruction and data input for the on-chip test and debug logic.
TDO	JTAG	Serial test data output for the on-chip test logic.
TMS	JTAG	Controls test mode operations for the on-chip test and debug logic.

## Table 4. Signal details (continued)



## 4 Electrical characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC5634M series of MCUs.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

## 4.1 Parameter classification

The electrical parameters shown in this document are guaranteed by various methods. To provide a better understanding, the classifications listed in Table 6 are used and the parameters are tagged accordingly in the tables. Note that only controller characteristics ("CC") are classified. System requirements ("SR") are operating conditions that must be provided to ensure normal device operation.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### Table 6. Parameter classifications

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 4.2 Maximum ratings

### Table 7. Absolute maximum ratings<sup>1</sup>

Symbol		Baramatar	Conditions		Unit	
Symbol		Farameter	Conditions	min	max	Unit
V <sub>DD</sub>	SR	1.2 V core supply voltage <sup>2</sup>		- 0.3	1.32	V
V <sub>FLASH</sub>	SR	Flash core voltage <sup>3</sup>		- 0.3	5.5	V
V <sub>STBY</sub>	SR	SRAM standby voltage <sup>4</sup>		- 0.3	5.5	V
V <sub>DDPLL</sub>	SR	Clock synthesizer voltage		- 0.3	1.32	V
V <sub>RC33</sub> <sup>5</sup>	SR	Voltage regulator control input voltage		- 0.3	3.6	V

# NP

### **Electrical characteristics**

• B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

## 4.4 Electromagnetic Interference (EMI) characteristics

Symbol	Parameter	Conditions	f <sub>OSC</sub> /f <sub>BUS</sub>	Frequency	Level (Typ)	Unit
Radiated	V <sub>EME</sub>	Device	Oscillator	150 kHz – 50 MHz	26	dBμV
Emissions		contiguration, test conditions and EM	Frequency = 8 MHz;	50–150 MHz	24	
testing per s IEC61967-2 Voltage = 5. Ambient Temperature 25°C, Worst		testing per standard IEC61967-2; Supply Voltage = 5.0V DC,	System Bus	150–500 MHz	24	
			MHz;	500–1000 MHz	21	
	Ambient	nbient No PLL	IEC Level	К	_	
		25°C, Worst-case Orientation	Modulation Oscillator Frequency = 8 MHz; System Bus Frequency = 80 MHz; 1% PLL Frequency Modulation			
				150 kHz – 50 MHz	20	dBμV
				50–150 MHz	19	
				150–500 MHz	14	
				500–1000 MHz	7	
				IEC Level	L	

## Table 11. EMI testing specifications<sup>1</sup>

<sup>1</sup> IEC Classification Level: L = 24dBuV; K = 30dBuV.

## 4.5 Electromagnetic static discharge (ESD) characteristics

Symbol		Parameter	Conditions	Value	Unit
_	SR	ESD for Human Body Model (HBM)	—	2000	V
R1	SR	HBM circuit description	—	1500	Ω
С	SR		—	100	pF
	SR	ESD for field induced charge Model (FCDM)	All pins	500	V
			Corner pins	750	
_	SR	Number of pulses per pin	Positive pulses (HBM)	1	_
			Negative pulses (HBM)	1	_
_	SR	Number of pulses	—	1	

### Table 12. ESD ratings<sup>1,2</sup>

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature."



# 4.6 Power Management Control (PMC) and Power On Reset (POR) electrical specifications

ID	Name		С	Parameter	Min	Тур	Max	Unit
1	Jtemp	SR		Junction temperature	-40	27	150	°C
2	Vddreg	SR	—	PMC 5 V supply voltage VDDREG	4.75 <sup>1</sup>	5	5.25	V
3	Vdd	SR		Core supply voltage 1.2 V VDD when external regulator is used without disabling the internal regulator (PMC unit turned on, LVI monitor active) <sup>2</sup>	1.26 <sup>3</sup>	1.3	1.32	V
3а	_	SR		Core supply voltage 1.2 V VDD when external regulator is used with a disabled internal regulator (PMC unit turned-off, LVI monitor disabled)	1.14	1.2	1.32	V
4	lvdd	SR		Voltage regulator core supply maximum DC output current <sup>4</sup>	400	—	_	mA
5	Vdd33	SR		Regulated 3.3 V supply voltage when external regulator is used without disabling the internal regulator (PMC unit turned-on, internal 3.3V regulator enabled, LVI monitor active) <sup>5</sup>	3.3	3.45	3.6	V
5a	_	SR		Regulated 3.3 V supply voltage when external regulator is used with a disabled internal regulator (PMC unit turned-off, LVI monitor disabled)	3	3.3	3.6	V
6	_	SR		Voltage regulator 3.3 V supply maximum required DC output current	80	_	_	mA

### Table 13. PMC Operating conditions and external regulators supply voltage

<sup>1</sup> During start up operation the minimum required voltage to come out of reset state is 4.6 V.

<sup>2</sup> An internal regulator controller can be used to regulate core supply.

<sup>3</sup> The minimum supply required for the part to exit reset and enter in normal run mode is 1.28 V.

<sup>4</sup> The onchip regulator can support a minimum of 400 ma although the worst case core current is 180 ma.

<sup>5</sup> An internal regulator can be used to regulate 3.3 V supply.

Table 14. PM0	celectrical	characteristics
---------------	-------------	-----------------

ID	Name		С	Parameter Min Typ		Мах	Unit	Notes	
1	Vbg	СС	С	Nominal bandgap voltage reference	—	1.219	—	V	
1a	_	СС	Ρ	Untrimmed bandgap reference voltage	Vbg–7%	Vbg	og Vbg+6% V		
1b	_	СС	Ρ	Trimmed bandgap reference voltage (5 V, 27 °C) <sup>1</sup>	Vbg–10mV	Vbg	Vbg+10mV	V	
1c		СС	С	Bandgap reference temperature variation	_	100	_	ppm /°C	



ID	Name		С	Parameter	Min	Тур	Мах	Unit	Notes
1d		СС	С	Bandgap reference supply voltage variation		3000		ppm /V	
2	Vdd	СС	С	Nominal VDD core supply internal regulator target DC output voltage <sup>2</sup>	minal VDD core supply — 1.28 — nternal regulator target DC output voltage <sup>2</sup>		V		
2a	_	СС	Ρ	Nominal VDD core supply internal regulator target DC output voltage variation at power-on reset	Vdd – 6%	Vdd	Vdd + 10%	V	
2b	_	CC	Ρ	Nominal VDD core supply internal regulator target DC output voltage variation after power-on reset	Vdd – 10 <sup>3</sup>	Vdd	Vdd + 3%	V	
2c	_	CC	С	Trimming step Vdd	—	20	—	mV	
2d	lvrcctl	СС	С	Voltage regulator controller for core supply maximum DC output current	20	_	_	mA	
3	Lvi1p2	СС	С	Nominal LVI for rising core supply <sup>4,5</sup>	—	1.160	_	V	
3а	_	СС	С	Variation of LVI for rising core supply at power-on reset <sup>5,6</sup>	1.120	1.200	1.280	V	
3b	_	CC	С	Variation of LVI for rising core supply after power-on reset <sup>5,6</sup>	Lvi1p2–3%	Lvi1p2	Lvi1p2+3%	V	
3c	_	СС	С	Trimming step LVI core supply <sup>5</sup>	_	20	_	mV	
3d	Lvi1p2_h	СС	С	LVI core supply hysteresis <sup>5</sup>	—	40	—	mV	
4	Por1.2V_r	СС	С	POR 1.2 V rising		0.709	_	V	
4a	_	СС	С	POR 1.2 V rising variation	Por1.2V_r– 35%	Por1.2V_r	Por1.2V_r+ 35%	V	
4b	Por1.2V_f	СС	С	POR 1.2 V falling	—	0.638	—	V	
4c	_	СС	С	POR 1.2 V falling variation	Por1.2V_f– 35%	Por1.2V_f	Por1.2V_f+ 35%	V	
5	Vdd33	СС	С	Nominal 3.3 V supply internal regulator DC output voltage	—	3.39	_	V	
5a		CC	Ρ	Nominal 3.3 V supply internal regulator DC output voltage variation at power-on reset <sup>6</sup>	Vdd33 – 8.5%	Vdd33	Vdd3 + 7%	V	

Table 14, PMC electrical characteristics	(continued)	١
	(continued)	,



## 4.6.2 Recommended power transistors

The following NPN transistors are recommended for use with the on-chip voltage regulator controller: ON Semiconductor<sup>TM</sup> BCP68T1 or NJD2873 as well as Philips Semiconductor<sup>TM</sup> BCP68. The collector of the external transistor is preferably connected to the same voltage supply source as the output stage of the regulator.

Symbol	Parameter	Value	Unit
h <sub>FE</sub> (β)	DC current gain (Beta)	60 – 550	_
P <sub>D</sub>	Absolute minimum power dissipation	>1.0 (1.5 preferred)	W
I <sub>CMaxDC</sub>	Minimum peak collector current	1.0	А
VCE <sub>SAT</sub>	Collector-to-emitter saturation voltage	200–600 <sup>1</sup>	mV
V <sub>BE</sub>	Base-to-emitter voltage	0.4–1.0	V

Table 19. Recom	nmended operati	ng characteristics
-----------------	-----------------	--------------------

<sup>1</sup> Adjust resistor at bipolar transistor collector for 3.3 V/5.0 V to avoid VCE < VCE<sub>SAT</sub>

## 4.7 Power up/down sequencing

There is no power sequencing required among power sources during power up and power down, in order to operate within specification but use of the following sequence is strongly recommended when the internal regulator is bypassed:

 $5 \text{ V} \rightarrow 3.3 \text{ V}$  and 1.2 V

This is also the normal sequence when the internal regulator is enabled.

Although there are no power up/down sequencing requirements to prevent issues like latch-up, excessive current spikes, etc., the state of the I/O pins during power up/down varies according to table Table 20 for all pins with fast pads and Table 21 for all pins with medium, slow and multi-voltage pads.<sup>1</sup>

V <sub>DDE</sub>	V <sub>RC33</sub>	V <sub>DD</sub>	Fast (pad_fc)
LOW	Х	Х	LOW
V <sub>DDE</sub>	LOW	Х	HIGH
V <sub>DDE</sub>	V <sub>RC33</sub>	LOW	HIGH IMPEDANCE
V <sub>DDE</sub>	V <sub>RC33</sub>	V <sub>DD</sub>	FUNCTIONAL

Table 20. Power sequence pin states for fast pads

Table 21.	Power sec	uence pin	states for	<sup>r</sup> medium.	slow and	multi-voltad	ie pads
	1 01101 000		010100 101	moarann,		manti vontag	paao

V <sub>DDEH</sub>	V <sub>DD</sub>	Medium (pad_msr_hv) Slow (pad_ssr_hv) Multi-voltage (pad_multv_hv)
LOW	Х	LOW
V <sub>DDEH</sub>	LOW	HIGH IMPEDANCE
V <sub>DDEH</sub>	V <sub>DD</sub>	FUNCTIONAL

<sup>1.</sup>If an external 3.3V external regulator is used to supply current to the 1.2V pass transistor and this supply also supplies current for the other 3.3V supplies, then the 5V supply must always be greater than or equal to the external 3.3V supply.



## 4.8 DC electrical specifications

Table 22. DC electrical specifications<sup>1</sup>

Symbol		<u> </u>	Deremeter	Conditions		Unit		
Symbol			Parameter	Conditions	min	typ	max	Unit
V <sub>DD</sub>	SR	—	Core supply voltage	—	1.14	-	1.32	V
V <sub>DDE</sub>	SR	—	I/O supply voltage	_	1.62		3.6 <sup>3</sup>	V
V <sub>DDEH</sub>	SR	—	I/O supply voltage	_	3.0	_	5.25	V
V <sub>RC33</sub>	SR	—	3.3 V external voltage <sup>4</sup>		3.0	_	3.6	V
V <sub>DDA</sub>	SR	—	Analog supply voltage	_	4.75 <sup>5</sup>	_	5.25	V
V <sub>INDC</sub>	SR	—	Analog input voltage <sup>6</sup>	—	$V_{SSA} - 0.3$	_	V <sub>DDA</sub> +0.3	V
$V_{SS} - V_{SSA}$	SR	—	$V_{SS}$ differential voltage	_	-100	_	100	mV
V <sub>RL</sub>	SR	—	Analog reference low voltage		V <sub>SSA</sub>	_	V <sub>SSA</sub> +0.1	V
V <sub>RL</sub> – V <sub>SSA</sub>	SR	—	V <sub>RL</sub> differential voltage	—	-100		100	mV
V <sub>RH</sub>	SR	-	Analog reference high voltage	_	V <sub>DDA</sub> – 0.1		V <sub>DDA</sub>	V
V <sub>RH</sub> – V <sub>RL</sub>	SR	-	V <sub>REF</sub> differential voltage	_	4.75	_	5.25	V
V <sub>DDF</sub>	SR	-	Flash operating voltage <sup>7</sup>	—	1.14		1.32	V
V <sub>FLASH</sub> <sup>8</sup>	SR	—	Flash read voltage	—	4.75	_	5.25	V
V <sub>STBY</sub>	SR	-	SRAM standby voltage	Unregulated mode	0.95		1.2	V
				Regulated mode	2.0	_	5.5	
V <sub>DDREG</sub>	SR	-	Voltage regulator supply voltage <sup>9</sup>	_	4.75	_	5.25	V
V <sub>DDPLL</sub>	SR	-	Clock synthesizer operating voltage	_	1.14	_	1.32	V
V <sub>SSPLL</sub> – V <sub>SS</sub>	SR	-	V <sub>SSPLL</sub> to V <sub>SS</sub> differential voltage	_	-100		100	mV
V <sub>IL_S</sub>	CC	С	Slow/medium pad I/O input low voltage	Hysteresis enabled	V <sub>SS</sub> -0.3	_	0.35*V <sub>DDEH</sub>	V
		Р		hysteresis disabled	V <sub>SS</sub> -0.3	_	0.40*V <sub>DDEH</sub>	
V <sub>IL_F</sub>	CC	С	Fast pad I/O input low voltage	Hysteresis enabled	V <sub>SS</sub> -0.3	_	0.35*V <sub>DDE</sub>	V
		Ρ		hysteresis disabled	V <sub>SS</sub> -0.3	—	0.40*V <sub>DDE</sub>	



## 4.9 I/O Pad current specifications

## NOTE

MPC5634M devices use two sets of I/O pads (5 V and 3.3 V). See Table 2 and Table 3 in Section 3.6, "Signal summary, for the pad type associated with each signal.

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a particular segment. The output pin current can be calculated from Table 23 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 23.

Pad Type	Symbol		с	Period (ns)	Load <sup>2</sup> (pF)	V <sub>DDE</sub> (V)	Drive/Slew Rate Select	I <sub>DDE</sub> Avg (mA) <sup>3</sup>	I <sub>DDE</sub> RMS (mA)
Slow	I <sub>DRV_SSR_HV</sub>	CC	D	37	50	5.25	11	9	_
		СС	D	130	50	5.25	01	2.5	
		СС	D	650	50	5.25	00	0.5	—
		СС	D	840	200	5.25	00	1.5	—
Medium	I <sub>DRV_MSR_HV</sub>	СС	D	24	50	5.25	11	14	_
		СС	D	62	50	5.25	01	5.3	
		СС	D	317	50	5.25	00	1.1	
		СС	D	425	200	5.25	00	3	
Fast	I <sub>DRV_FC</sub>	СС	D	10	50	3.6	11	22.7	68.3
		СС	D	10	30	3.6	10	12.1	41.1
		CC	D	10	20	3.6	01	8.3	27.7
		СС	D	10	10	3.6	00	4.44	14.3
		CC	D	10	50	1.98	11	12.5	31
		CC	D	10	30	1.98	10	7.3	18.6
		CC	D	10	20	1.98	01	5.42	12.6
		СС	D	10	10	1.98	00	2.84	6.4
MultiV	I <sub>DRV_MULTV_HV</sub>	CC	D	15	50	5.25	11	21.2 <sup>4</sup>	—
(High Swing		CC	D	30	50	5.25	10	5	_
Mode)		СС	D	50	50	5.25	01	6.2 <sup>4</sup>	—
		CC	D	300	50	5.25	00	1.1 <sup>4</sup>	—
		CC	D	300	200	5.25	00	4.0 <sup>4</sup>	_
MultiV	I <sub>DRV_MULTV_HV</sub>	CC	D	15	30	5.25	11	20.2 <sup>6</sup>	_
(LOW Swing Mode)		CC	D	30	30	5.25	11	NA	_

Table 23	. I/O pad	average	IDDE	specifications <sup>1</sup>
----------	-----------	---------	------	-----------------------------

<sup>1</sup> Numbers from simulations at best case process, 150 °C.

<sup>2</sup> All loads are lumped.

<sup>3</sup> Average current is for pad configured as output only.





- <sup>4</sup> Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- <sup>5</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.5$  V and  $V_{NEGCLAMP} = -0.3$  V, then use the larger of the calculated values.
- <sup>6</sup> Condition applies to two adjacent pins at injection limits.
- <sup>7</sup> Performance expected with production silicon.
- <sup>8</sup> All channels have same 10 k $\Omega$  < Rs < 100 k $\Omega$ ; Channel under test has Rs=10 k $\Omega$ ;  $I_{INJ}=I_{INJMAX}$ ,  $I_{INJMIN}$ .
- <sup>9</sup> TUE is tested by averaging 10 samples.
- <sup>10</sup> TUE is tested by averaging three samples.
- <sup>11</sup> These values can be significantly improved by using three samples of averaging. Input frequency of 1 kHz was used as the reference for the Signal to Noise Ratio.
- <sup>12</sup> Variable gain is controlled by setting the PRE\_GAIN bits in the ADC\_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed by as indicated.
- $^{13}$  At V<sub>RH</sub> V<sub>RL</sub> = 5.12 V, one LSB = 1.25 mV.
- <sup>14</sup> Guaranteed 10-bit monotonicity.
- <sup>15</sup> Voltages between VRL and VRH will not cause damage to the pins. However, they may not be converted accurately if the differential voltage is above the maximum differential voltage. In addition, conversion errors may occur if the common mode voltage of the differential signal violates the Differential Input common mode voltage specification.



## 4.13 Platform flash controller electrical characteristics

Target Max Frequency (MHz)	APC <sup>2</sup>	RWSC <sup>2</sup>	wwsc
21 <sup>3</sup>	000	000	01
41 <sup>3</sup>	001	001	01
62 <sup>3</sup>	010	010	01
82 <sup>3</sup>	011	011	01
All	111	111	111

Table 30. APC, RWSC, WWSC settings vs. frequency of operation<sup>1</sup>

<sup>1</sup> Illegal combinations exist, all entries must be taken from the same row

<sup>2</sup> APC must be equal to RWSC

<sup>3</sup> Maximum Frequency includes FM modulation

## 4.14 Flash memory electrical characteristics

### Table 31. Program and erase specifications

Symbol		Parameter	Min Value	Typical Value <sup>1</sup>	Initial Max <sup>2</sup>	Max <sup>3</sup>	Unit
T <sub>dwprogram</sub>	Р	Double Word (64 bits) Program Time <sup>4</sup>	—	22	50	500	μS
T <sub>16kpperase</sub>	Ρ	16 KB Block Pre-program and Erase Time	—	300	500	5000	ms
T <sub>32kpperase</sub>	Ρ	32 KB Block Pre-program and Erase Time	—	400	600	5000	ms
T <sub>64kpperase</sub>	Ρ	64 KB Block Pre-program and Erase Time	—	600	900	5000	ms
T <sub>128kpperase</sub>	Ρ	128 KB Block Pre-program and Erase Time	—	800	1300	7500	ms

<sup>1</sup> Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

<sup>2</sup> Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

<sup>3</sup> The maximum program & erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

<sup>4</sup> Actual hardware programming times. This does not include software overhead.



Symbol		Paramotor	Conditions	Val	Unit	
Symbol		Falameter	conditions	Min	Тур	Onic
P/E	С	Number of program/erase cycles per block for 16 Kbyte blocks over the operating temperature range $(T_J)$	_	100,000	_	cycles
P/E	С	Number of program/erase cycles per block for 32 and 64 Kbyte blocks over operating temperature range $(T_J)$	_	10,000	100,000	cycles
P/E	С	Number of program/erase cycles per block for 128 Kbyte blocks over the operating temperature range $(T_J)$	_	1,000	100,000	cycles
Retention	С	Minimum data retention at 85 °C average ambient temperature <sup>1</sup>	Blocks with 0 – 1,000 P/E cycles	20	—	years
			Blocks with 10,000 P/E cycles	10	—	years
			Blocks with 100,000 P/E cycles	5	_	years

### Table 32. Flash module life

<sup>1</sup> Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.



- <sup>3</sup> This parameter is supplied for reference and is not guaranteed by design and not tested.
- <sup>4</sup> Delay and rise/fall are measured to 20% or 80% of the respective signal.
- <sup>5</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.
- <sup>6</sup> In high swing mode, high/low swing pad Vol and Voh values are the same as those of the slew controlled output pads
- <sup>7</sup> Medium Slew-Rate Controlled Output buffer. Contains an input buffer and weak pullup/pulldown.
- <sup>8</sup> Output delay is shown in Figure 8. Add a maximum of one system clock to the output delay for delay with respect to system clock.
- <sup>9</sup> Can be used on the tester.
- <sup>10</sup> This drive select value is not supported. If selected, it will be approximately equal to 11.
- <sup>11</sup> Slow Slew-Rate Controlled Output buffer. Contains an input buffer and weak pullup/pulldown.
- <sup>12</sup> Selectable high/low swing IO pad with selectable slew in high swing mode only.
- <sup>13</sup> Fast pads are 3.3 V pads.
- <sup>14</sup> Stand alone input buffer. Also has weak pull-up/pull-down.

Pad Type			Output Delay (ns) <sup>2,3</sup> Low-to-High / High-to-Low		Rise/Fall E	dge (ns) <sup>3,4</sup>	Drive Load (pF)	SRC/DSC	
			Min	Мах	Min	Мах		MSB,LSB	
Medium <sup>5,6,7</sup>	CC	D	5.8/4.4	18/17	2.7/2.1	10/10	50	11 <sup>8</sup>	
	CC	D	16/13	46/49	11.2/8.6	34/34	200		
					N/A			10 <sup>9</sup>	
	CC	D	14/16	37/45	6.5/6.7	19/19	50	01	
	CC	D	27/27	69/82	15/13	43/43	200		
	CC	D	83/86	200/210	38/38	86/86	50	00	
	CC	D	113/109	270/285	53/46	120/120	200		
Slow <sup>7,10</sup>	CC	D	9.2/6.9	27/28	5.5/4.1	20/20	50	11	
	CC	D	30/23	81/87	21/16	63/63	200		
	N/A							10 <sup>9</sup>	
	CC	D	31/31	80/90	15.4/15.4	42/42	50	01	
	CC	D	58/52	144/155	32/26	82/85	200		
	CC	D	162/168	415/415	80/82	190/190	50	00	
	CC	D	216/205	533/540	106/95	250/250	200		
MultiV <sup>7,11</sup>	CC	D		3.7/3.1		10/10	30	11 <sup>8</sup>	
(High Swing Mode)	CC	D		46/49		37/37	200		
					N/A			10 <sup>9</sup>	
	CC	D		32		15/15	50	01	
	CC	D		72		46/46	200		
	CC	D		210		100/100	50	00	
	CC	D		295		134/134	200		

## Table 34. Pad AC specifications (3.3 V)<sup>1</sup>

MPC5634M Microcontroller Data Sheet, Rev. 9



## 4.16.4 eMIOS timing

Table 39. eMIOS timing<sup>1</sup>

#	Symbol C		С	Characteristic	Min. Value	Max. Value	Unit
1	t <sub>MIPW</sub>	CC	D	eMIOS Input Pulse Width	4	_	t <sub>CYC</sub>
2	t <sub>MOPW</sub>	CC	D	eMIOS Output Pulse Width	1	_	t <sub>CYC</sub>

<sup>1</sup> eMIOS timing specified at  $f_{SYS}$  = 80 MHz,  $V_{DD}$  = 1.14 V to 1.32 V,  $V_{DDEH}$  = 4.5 V to 5.25 V,  $T_A$  =  $T_L$  to  $T_H$ , and  $C_L$  = 50 pF with SRC = 0b00.

## 4.16.5 DSPI timing

#	Symbol			6	Characteristic	40 MHz		60 MHz		80 MHz		Unit
#	Synn	501	C	Characteristic	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
1	t <sub>SCK</sub>	CC	D	SCK Cycle Time <sup>3,4</sup>	48.8 ns	5.8 ms	28.4 ns	3.5 ms	24.4 ns	2.9 ms	—	
2	t <sub>csc</sub>	CC	D	PCS to SCK Delay <sup>5</sup>	46	_	26	_	22	_	ns	
3	t <sub>ASC</sub>	CC	D	After SCK Delay <sup>6</sup>	45	_	25	_	21	_	ns	
4	t <sub>SDC</sub>	CC	D	SCK Duty Cycle	(½t <sub>SC</sub> )– 2	(½t <sub>SC</sub> )+ 2	(½t <sub>SC</sub> )– 2	(½t <sub>SC</sub> )+ 2	(½t <sub>SC</sub> )− 2	(½t <sub>SC</sub> )+ 2	ns	
5	t <sub>A</sub>	CC	D	Slave Access Time (SS active to SOUT driven)	_	25	_	25	_	25	ns	
6	t <sub>DIS</sub>	СС	D	Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid)	—	25	—	25	_	25	ns	
7	t <sub>PCSC</sub>	CC	D	PCSx to PCSS time	4	_	4	_	4	—	ns	
8	t <sub>PASC</sub>	CC	D	PCSS to PCSx time	5	_	5	_	5	_	ns	
9	t <sub>SUI</sub>	CC			Dat	a Setup Ti	ime for Inp	outs				
			D	Master (MTFE = 0)	20	_	20	_	20	_	ns	
			D	Slave	2	_	2	_	2	_		
			D	Master (MTFE = 1, CPHA = 0) <sup>7</sup>	-4	_	6	_	8	—		
			D	Master (MTFE = 1, CPHA = 1)	20	_	20	_	20	_		

## Table 40. DSPI timing<sup>1,2</sup>



#	# Symbo		c	Charactoristic	40	MHz	60 1	MHz	80	MHz	Unit		
#	Synn	Symbol		Symbol	C	Characteristic	Min.	Max.	Min.	Max.	Min.	Max.	Onic
10	t <sub>HI</sub>	CC			Da	ta Hold Ti	me for Inp	uts					
			D	Master (MTFE = 0)	-4	_	-4	_	-4	_	ns		
			D	Slave	7	_	7	_	7	_			
			D	Master (MTFE = 1, CPHA = 0) <sup>7</sup>	45	—	25	—	21	_			
			D	Master (MTFE = 1, CPHA = 1)	-4	—	-4	—	-4	_			
11	t <sub>suo</sub>	СС			Data	a Valid (afl	ter SCK eo	dge)					
			D	Master (MTFE = 0)	_	6	_	6	_	6	ns		
			D	Slave		25	_	25	_	25			
			D	Master (MTFE = 1, CPHA=0)	—	45	—	25	—	21			
			D	Master (MTFE = 1, CPHA=1)	_	6	—	6	—	6			
12	t <sub>HO</sub>	CC			Dat	a Hold Tin	ne for Out	outs					
			D	Master (MTFE = 0)	-5	_	-5	_	-5	_	ns		
			D	Slave	5.5		5.5		5.5	_			
			D	Master (MTFE = 1, CPHA = 0)	8	_	4	—	3	_			
			D	Master (MTFE = 1, CPHA = 1)	-5	—	-5	_	-5	_			

## Table 40. DSPI timing<sup>1,2</sup> (continued)

<sup>1</sup> All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at VDDEH = 3.0–5.25 V, TA = TL to TH, and CL = 50 pF with SRC = 0b11.

<sup>2</sup> Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 62 MHz parts allow for a 60 MHz system clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM.

<sup>3</sup> The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two MPC5634M devices communicating over a DSPI link.

<sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>5</sup> The maximum value is programmable in DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK].

<sup>6</sup> The maximum value is programmable in DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC].

<sup>7</sup> This number is calculated assuming the SMPL\_PT bitfield in DSPI\_MCR is set to 0b10.





Figure 26. DSPI modified transfer format timing – slave, CPHA =0



Figure 27. DSPI modified transfer format timing – slave, CPHA =1



Figure 28. DSPI PCS strobe (PCSS) timing





Figure 31. 144 LQFP package mechanical drawing (part 2)

MPC5634M Microcontroller Data Sheet, Rev. 9