



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	44
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1547jbd64ql

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Single power supply 2.4 V to 3.6 V.
- Temperature range –40 °C to +105 °C.
- Available as LQFP100, LQFP64, and LQFP48 packages.

### 3. Applications

- Motor control
- Motion drives
- Digital power supplies
- Industrial and medical
- Solar inverters
- Home appliances
- Building and factory automation

### 4. Ordering information

#### Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC1549JBD100	LQFP100	plastic low profile quad flat package; 100 leads; body $14 \times 14 \times 1.4$ mm	SOT407-1
LPC1549JBD64	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2
LPC1549JBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1548JBD100	LQFP100	plastic low profile quad flat package; 100 leads; body $14 \times 14 \times 1.4$ mm	SOT407-1
LPC1548JBD64	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2
LPC1547JBD64	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2
LPC1547JBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1519JBD100	LQFP100	plastic low profile quad flat package; 100 leads; body $14 \times 14 \times 1.4$ mm	SOT407-1
LPC1519JBD64	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2
LPC1518JBD100	LQFP100	plastic low profile quad flat package; 100 leads; body $14 \times 14 \times 1.4$ mm	SOT407-1
LPC1518JBD64	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2
LPC1517JBD64	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2
LPC1517JBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2

LPC15XX

Symbol	LQFP48	LQFP64	LQFP100	Description
PIO1_7/ACMP3_I4	-	51	81	SCT0 input multiplexer
PIO1_11	-	38	58	SCT3 input multiplexer
				SCTIPU input SAMPLE_IN_A2
PIO1_12	-	-	9	SCT0 input multiplexer
PIO1_13	-	-	11	SCT0 input multiplexer
PIO1_15	-	-	12	SCT1 input multiplexer
PIO1_16	-	-	18	SCT1 input multiplexer
PIO1_18	-	-	25	SCT2 input multiplexer
PIO1_19	-	-	29	SCT2 input multiplexer
PIO1_21	-	-	37	SCT3 input multiplexer
PIO1_22	-	-	38	SCT3 input multiplexer
PIO1_26	-	-	48	SCTIPU input SAMPLE_IN_A3
PIO1_27	-	-	50	FREQMEAS

Table 5 Pine connected to the INPLIT multiplever and SCT IPLI

#### Functional description 8.

### 8.1 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware division, hardware single-cycle multiply, interruptible/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the Cortex-M3 Technical Reference Manual, which is available on the official ARM website.

### 8.2 Memory Protection Unit (MPU)

The LPC15xx have a Memory Protection Unit (MPU) which can be used to improve the reliability of an embedded system by protecting critical data within the user application.

The MPU allows separating processing tasks by disallowing access to each other's data, disabling access to memory regions, allowing memory regions to be defined as read-only and detecting unexpected memory accesses that could potentially break the system.

#### 32-bit ARM Cortex-M3 microcontroller



#### 8.8 Memory map

#### 8.21 C\_CAN

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C\_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C\_CAN controller can build powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a high level of reliability.

The C\_CAN functions are movable functions and are assigned to pins through the switch matrix. Do not connect C\_CAN functions to the open-drain pins PIO0\_22 and PIO0\_23.

#### 8.21.1 Features

- Conforms to protocol version 2.0 parts A and B.
- Supports bit rate of up to 1 Mbit/s.
- Supports 32 Message Objects.
- Each Message Object has its own identifier mask.
- Provides programmable FIFO mode (concatenation of Message Objects).
- Provides maskable interrupts.
- Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN applications.
- Provides programmable loop-back mode for self-test operation.

#### 8.22 PWM/timer/motor control subsystem

The SCTimer/PWMs (State Configurable Timer/Pulse Width Modulators) and the analog peripherals support multiple ways of interconnecting their inputs and outputs and of interfacing to the pins and the DMA controller. Using the highly flexible and programmable connection scheme makes it easy to configure various subsystems for motor control and complex timing and tracking applications. Specifically, the inputs to the SCTs and the trigger inputs of the ADCs and DMA are selected through the input multiplexer which offers a choice of many possible sources for each input or trigger. SCT outputs are assigned to pins through the switch matrix allowing for many pinout solutions.

#### 8.22.1 SCtimer/PWM subsystem

The SCTimer/PWMs can be configured to build a PWM controller with multiple outputs by programming the MATCH and MATCHRELOAD registers to control the base frequency and the duty cycle of each SCTimer/PWM output. More complex waveforms that span multiple counter cycles or change behavior across or within counter cycles can be generated using the state capability built into the SCTimer/PWMs.

Combining the PWM functions with the analog functions, the PWM output can react to control signals like comparator outputs or the ADC interrupts. The SCT IPU adds emergency shut-down functions and pre-processing of controlling events. For an overview of the PWM subsystem, see Figure 12 "PWM-Analog subsystem".

For high-speed PWM functionality, use only outputs that are fixed-pin functions to minimize pin-to-pin differences in output skew. See also <u>Table 22 "SCTimer/PWM output</u> <u>dynamic characteristics"</u>. This reduces the number of PWM outputs to five for each large SCT.

#### 32-bit ARM Cortex-M3 microcontroller



#### 8.34 Clock generation

LPC15XX

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

#### 8.38 Clock output

The LPC15xx feature a clock output function that routes the internal oscillator outputs, the PLL outputs, or the main clock an output pin where they can be observed directly.

#### 8.39 Wake-up process

The LPC15xx begin operation by using the 12 MHz IRC oscillator as the clock source at power-up and when awakened from Deep power-down mode. This mechanism allows chip operation to resume quickly. If the application uses the system oscillator or the PLL, software must enable these components and wait for them to stabilize. Only then can the system use the PLL and system oscillator as a clock source.

#### 8.40 Power control

The LPC15xx support various power control features. There are four special modes of processor power reduction: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode. The CPU clock rate can also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This power control mechanism allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals. This register allows fine-tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides additional power control.

#### 8.40.1 Power profiles

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC15xx for one of the following power modes:

- Default mode corresponding to power configuration after reset.
- CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock and to easily set the configuration options for Deep-sleep and power-down modes.

**Remark:** When using the USB, configure the LPC15xx in Default mode.

#### 8.40.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and can generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, by memory systems and related controllers, and by internal buses.

In addition, ISP entry the external pins can be disabled without enabling CRP. For details, see the LPC15xx *user manual*.

There are three levels of Code Read Protection:

- 1. CRP1 disables access to the chip via the SWD and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors cannot be erased.
- 2. CRP2 disables access to the chip via the SWD and only allows full flash erase and update using a reduced set of the ISP commands.
- 3. Running an application with level CRP3 selected, fully disables any access to the chip via the SWD pins and the ISP. This mode effectively disables ISP override using ISP pin as well. If necessary, the application must provide a flash update mechanism using IAP calls or using a call to the reinvoke ISP command to enable flash update via the USART.

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of the ISP pins for valid user code can be disabled. For details, see the LPC15xx *user manual*.

LPC15XX

The internal power dissipation is the product of  $I_{DD}$  and  $V_{DD}$ . The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

### 11. Static characteristics

#### Table 11. Static characteristics

 $T_{amb} = -40$  °C to +105 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V <sub>DD</sub>	supply voltage (core and external rail)		[2]	2.4	3.3	V <sub>DDA</sub>	V
V <sub>DDA</sub>	analog supply voltage			2.4	3.3	3.6	V
V <sub>ref</sub>	reference voltage	on pin VREFP_DAC_VDDCMP		2.4	-	V <sub>DDA</sub>	V
		on pin VREFP_ADC		-	-	V <sub>DDA</sub>	V
V <sub>BAT</sub>	battery supply voltage			2.4	3.3	3.6	V
I <sub>DD</sub>	supply current	Active mode; code while(1){}					
		executed from flash;					
		system clock = 12 MHz; default mode; $V_{DD}$ = 3.3 V	[3][4][5] [7][8]	-	4.3	-	mA
		system clock = 12 MHz; low-current mode; V <sub>DD</sub> = 3.3 V	<u>[3][4][5]</u> [7][8]	-	2.7	-	mA
		system clock = 72 MHz; default mode; $V_{DD}$ = 3.3 V	[3][4][7] [8][10]	-	19.3	-	mA
		system clock = 72 MHz; low-current mode; V <sub>DD</sub> = 3.3 V	[3][4][7] [8][10]	-	18	-	mA
		Sleep mode;					
		system clock = 12 MHz; default mode; $V_{DD}$ = 3.3 V	[3][4][5] [7][8]	-	2.1	-	mA
		system clock = 12 MHz; low-current mode; V <sub>DD</sub> = 3.3 V	[3][4][5] [7][8]	-	1.5	-	mA
		system clock = 72 MHz; default mode; $V_{DD}$ = 3.3 V	[3][4][10] [7][8]	-	8.0	-	mA
		system clock = 72 MHz; low-current mode; V <sub>DD</sub> = 3.3 V	[3][4][10] [7][8]	-	7.3	-	mA
I <sub>DD</sub>	supply current	Deep-sleep mode; V <sub>DD</sub> = 3.3 V;	[3][4][11]	-			
		T <sub>amb</sub> = 25 °C			310	380	μA
		T <sub>amb</sub> = 105 °C		-	-	620	μA
I <sub>DD</sub>	supply current	Power-down mode; V <sub>DD</sub> = 3.3 V	[3][4][11]	-			
		T <sub>amb</sub> = 25 °C			3.8	15	μA
		T <sub>amb</sub> = 105 °C		-	-	163	μA

$T_{amb} = -40$	$^{-}C$ to $\pm 105$ $^{-}C$ , unless of the	erwise specified.								
Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit				
High-drive	High-drive output pin configured as digital pin (PIO0_24); see <u>Figure 17</u>									
IIL	LOW-level input current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled	-	0.5	10 <u>[14]</u>	nA				
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = V <sub>DD</sub> ; on-chip pull-down resistor disabled	-	0.5	10 <u>[14]</u>	nA				
I <sub>OZ</sub>	OFF-state output current	V <sub>O</sub> = 0 V; V <sub>O</sub> = V <sub>DD</sub> ; on-chip pull-up/down resistors disabled	-	0.5	10 <u>[14]</u>	nA				
VI	input voltage	$V_{DD} \ge 2.4 \text{ V}$ [16] [18]	0	-	5.0	V				
		V <sub>DD</sub> = 0 V	0	-	3.6	V				
Vo	output voltage	output active	0	-	V <sub>DD</sub>	V				
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	-	V				
V <sub>IL</sub>	LOW-level input voltage		-	-	$0.3V_{DD}$	V				
V <sub>hys</sub>	hysteresis voltage	2.4 V <= V <sub>DD</sub> < 3.0 V	0.30	-	-	V				
		3.0 V <= V <sub>DD</sub> <= 3.6 V	0.35	-	-	V				
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = 20 mA; 2.7 V <= V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> - 0.4	-	-	V				
		I <sub>OH</sub> = 12 mA; 2.4 V <= V <sub>DD</sub> < 2.7 V	$V_{DD} - 0.4$	-	-	V				
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA	-	-	0.4	V				
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 \text{ V}; 2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	20	-	-	mA				
		$V_{OH} = V_{DD} - 0.4 \text{ V}; 2.4 \text{ V} \le V_{DD}$ < 2.7 V	12	-	-	mA				
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$	4	-	-	mA				
I <sub>OLS</sub>	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ <sup>[19]</sup>	-	-	50	mA				
I <sub>pd</sub>	pull-down current	V <sub>1</sub> = 5 V [20]	10	50	150	μA				
I <sub>pu</sub>	pull-up current	V <sub>I</sub> = 0 V [20]	-10	-50	-85	μA				
		$V_{DD} < V_{I} < 5 V$	0	0	0	μA				
I <sup>2</sup> C-bus pir	ns (PIO0_22 and PIO0_23	3); see <u>Figure 17</u>								
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	-	V				
V <sub>IL</sub>	LOW-level input voltage		-	-	$0.3V_{DD}$	V				
V <sub>hys</sub>	hysteresis voltage		-	0.05V <sub>DD</sub>	-	V				
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V};  \text{l}^2\text{C-bus pins}$ configured as standard mode pins	3.5	-	-	mA				

### **Table 11.** Static characteristics ... continued $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.

#### 32-bit ARM Cortex-M3 microcontroller





#### 32-bit ARM Cortex-M3 microcontroller



Fig 21. Deep-sleep mode: Typical supply current  $I_{DD}$  versus temperature for different supply voltages  $V_{DD}$ 



Peripheral	Typical supp	oly current in	mA	Notes
	n/a	12 MHz	72 MHz	
USART0	-	0.02	0.15	-
USART1	-	0.02	0.16	-
USART2	-	0.02	0.15	-
C_CAN	-	0.50	3.00	
USB	-	0.10	0.50	
Comparator ACMP0/1/2/3	-	0.01	0.03	-
ADC0	-	0.05	0.33	-
ADC1	-	0.04	0.33	-
temperature sensor	-	0.03	0.03	
internal voltage reference/band gap	-	0.03	0.04	
DAC	-	0.02	0.09	-
DMA	-	0.36	1.5	
CRC	-	0.01	0.08	-

 Table 12.
 Power consumption for individual analog and digital blocks ... continued

### 11.4 Electrical pin characteristics



#### 32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter		Conditions	Min	Max	Unit
t <sub>SU;DAT</sub>	data set-up	[9][10]	Standard-mode	250	-	ns
	time		Fast-mode	100	-	ns
			Fast-mode Plus; on pins PIO0_22 and PIO0_23	50	-	ns

 Table 19.
 Dynamic characteristic: I<sup>2</sup>C-bus pins<sup>[1]</sup>

 $T_{amb} = -40 \ ^{\circ}C$  to +105  $^{\circ}C$ ; values guaranteed by design.<sup>[2]</sup>

- [1] See the I<sup>2</sup>C-bus specification UM10204 for details.
- [2] Parameters are valid over operating temperature range unless otherwise specified.
- [3] t<sub>HD;DAT</sub> is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
- [4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the  $V_{IH}(min)$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- [5]  $C_b$  = total capacitance of one bus line in pF.
- [6] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [8] The maximum  $t_{HD;DAT}$  could be 3.45  $\mu$ s and 0.9  $\mu$ s for Standard-mode and Fast-mode but must be less than the maximum of  $t_{VD;DAT}$  or  $t_{VD;ACK}$  by a transition time (see *UM10204*). This maximum must only be met if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9] t<sub>SU;DAT</sub> is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode l<sup>2</sup>C-bus device can be used in a Standard-mode l<sup>2</sup>C-bus system but the requirement  $t_{SU;DAT}$  = 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the Standard-mode l<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.



#### 32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vo	output voltage	$T_{amb} = -40 \text{ °C to } +105 \text{ °C}$ [1]	875	-	925	mV
		T <sub>amb</sub> = 25 °C		905		mV
t <sub>s(pu)</sub>	power-up settling time	to 99% of V <sub>O</sub>	-	-	125	μS

 Table 26.
 Internal voltage reference static and dynamic characteristics

[1] Maximum and minimum values are measured on samples from the corners of the process matrix lot.



#### Table 29. Comparator characteristics

 $V_{DDA}$  = 3.0 V. DLY = 0x0 in the analog comparator CTRL register for shortest propagation delay setting. See the LPC15xx user manual UM10736.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Static cha	aracteristics						
I <sub>DD</sub>	supply current	VP > VM		-	48	-	μA
		VM > VP		-	38	-	μA
V <sub>IC</sub>	common-mode input voltage			0	-	V <sub>DDA</sub>	V
DVo	output voltage variation			0	-	V <sub>DD</sub>	V
Voffset	offset voltage	V <sub>IC</sub> = 0.1 V		-	+/- 3	-	mV
		V <sub>IC</sub> = 1.5 V		-	+/- 3	-	mV
		V <sub>IC</sub> = 2.9 V		-	+/- 6	-	mV
Dynamic	characteristics						
t <sub>startup</sub>	start-up time	nominal process		-	4.5	6	μS
t <sub>PD</sub>	propagation delay	HIGH to LOW; $V_{DDA} = 3.0 V$ ;					
		$V_{IC}$ = 0.1 V; 50 mV overdrive input	[1]	-	86	130	ns
		V <sub>IC</sub> = 0.1 V; rail-to-rail input	[1]	-	196	250	ns
		V <sub>IC</sub> = 1.5 V; 50 mV overdrive input	[1]	-	68	110	ns
		V <sub>IC</sub> = 1.5 V; rail-to-rail input	[1]	-	64	90	ns
		V <sub>IC</sub> = 2.9 V; 50 mV overdrive input	[1]	-	86	130	ns
		V <sub>IC</sub> = 2.9 V; rail-to-rail input	[1]	-	48	80	ns
t <sub>PD</sub>	propagation delay	LOW to HIGH; $V_{DDA} = 3.0 V$ ;					
		V <sub>IC</sub> = 0.1 V; 50 mV overdrive input	<u>[1]</u>	-	98	130	ns
		V <sub>IC</sub> = 0.1 V; rail-to-rail input	[1]	-	24	40	ns
		V <sub>IC</sub> = 1.5 V; 50 mV overdrive input	[1]	-	88	130	ns
		V <sub>IC</sub> = 1.5 V; rail-to-rail input	[1]	-	68	120	ns
		V <sub>IC</sub> = 2.9 V; 50 mV overdrive input	[1]	-	84	110	ns
		V <sub>IC</sub> = 2.9 V; rail-to-rail input	[1]	-	98	180	ns
V <sub>hys</sub>	hysteresis voltage	positive hysteresis; $V_{DDA} = 3.0 V$ ; $V_{IC} = 1.5 V$ ; settings:	[2]				
		5 mV		3	-	8	mV
		10 mV		8	-	13	mV
		15 mV		17	-	25	mV
V <sub>hys</sub>	hysteresis voltage	negative hysteresis; $V_{DDA} = 3.0 V$ ; $V_{IC} = 1.5 V$ ; settings:	<u>[1][2]</u>				
		5 mV		3	-	9	mV
		10 mV		8	-	18	mV
		15 mV		18	-	27	mV
R <sub>lad</sub>	ladder resistance	-		-	1	-	MΩ

[1]  $C_L = 10 \text{ pF}$ ; results from measurements on silicon samples over process corners and over the full temperature range  $T_{amb} = -40 \text{ °C}$  to +105 °C.

[2] Input hysteresis is relative to the reference input channel and is software programmable.

#### 14.5 RTC oscillator component selection

The 32 kHz crystal must be connected to the part via the RTCXIN and RTCXOUT pins as shown in Figure 48. If the RTC is not used, the RTCXIN pin can be grounded.



Select  $C_{x1}$  and  $C_{x2}$  based on the external 32 kHz crystal used in the application circuitry. The pad capacitance  $C_P$  of the RTCXIN and RTCXOUT pad is 3 pF. If the external crystal's load capacitance is  $C_L$ , the optimal  $C_{x1}$  and  $C_{x2}$  can be selected as:

$$C_{x1} = C_{x2} = 2 \ x \ C_L - C_P$$

### 14.6 Connecting power, clocks, and debug functions

Figure 49 shows the basic board connections used to power the LPC15xx, connect the external crystal and the 32 kHz oscillator for the RTC, and provide debug capabilities via the serial wire port.

LPC15XX



Fig 52. Package outline LQFP100 (SOT407-1)

#### 32-bit ARM Cortex-M3 microcontroller



### **NXP Semiconductors**

## LPC15xx

#### 32-bit ARM Cortex-M3 microcontroller



#### 32-bit ARM Cortex-M3 microcontroller

### 17. References

- [1] LPC15xx User manual UM10736: http://www.nxp.com/documents/user\_manual/UM10736.pdf
- [2] LPC15xx Errata sheet: http://www.nxp.com/documents/errata\_sheet/ES\_LPC15XX.pdf
- [3] Technical note ADC design guidelines: http://www.nxp.com/documents/technical\_note/TN00009.pdf