



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	30
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	36K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1549jbd48ql

- Analog peripherals:
 - ◆ Two 12-bit ADC with up to 12 input channels per ADC and with multiple internal and external trigger inputs and sample rates of up to 2 Msamples/s. Each ADC supports two independent conversion sequences. ADC conversion clock can be the system clock or an asynchronous clock derived from one of the three PLLs.
 - ◆ One 12-bit DAC.
 - ◆ Integrated temperature sensor and band gap internal reference voltage.
 - ◆ Four comparators with external and internal voltage references (ACMP0 to 3). Comparator outputs are internally connected to the SCTimer/PWMs and ADCs and externally to pins. Each comparator output contains a programmable glitch filter.
- Serial interfaces:
 - ◆ Three USART interfaces with DMA, RS-485 support, autobaud, and with synchronous mode and 32 kHz mode for wake-up from Deep-sleep and Power-down modes. The USARTs share a fractional baud-rate generator.
 - ◆ Two SPI controllers.
 - ◆ One I²C-bus interface supporting fast mode and Fast-mode Plus with data rates of up to 1Mbit/s and with multiple address recognition and monitor mode.
 - ◆ One C_CAN controller.
 - ◆ One USB 2.0 full-speed device controller with on-chip PHY.
- Clock generation:
 - ◆ 12 MHz internal RC oscillator trimmed to 1 % accuracy for $-25\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +85\text{ }^{\circ}\text{C}$ that can optionally be used as a system clock.
 - ◆ Crystal oscillator with an operating range of 1 MHz to 25 MHz.
 - ◆ Watchdog oscillator with a frequency range of 503 kHz.
 - ◆ 32 kHz low-power RTC oscillator with 32 kHz, 1 kHz, and 1 Hz outputs.
 - ◆ System PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
 - ◆ Two additional PLLs for generating the USB and SCTimer/PWM clocks.
 - ◆ Clock output function with divider that can reflect the crystal oscillator, the main clock, the IRC, or the watchdog oscillator.
- Power control:
 - ◆ Integrated PMU (Power Management Unit) to minimize power consumption.
 - ◆ Reduced power modes: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode.
 - ◆ APIs provided for optimizing power consumption in active and sleep modes and for configuring Deep-sleep, Power-down, and Deep power-down modes.
 - ◆ Wake-up from Deep-sleep and Power-down modes on activity on USB, USART, SPI, and I2C peripherals.
 - ◆ Wake-up from Sleep, Deep-sleep, Power-down, and Deep power-down modes from the RTC alarm or wake-up interrupts.
 - ◆ Timer-controlled self wake-up from Deep power-down mode using the RTC high-resolution/wake-up 1 kHz timer.
 - ◆ Power-On Reset (POR).
 - ◆ BrownOut Detect (BOD).
- JTAG boundary scan modes supported.
- Unique device serial number for identification.

5. Marking




Fig 1. LQFP64/100 package marking




Fig 2. LQFP48 package marking

The LPC15xx devices typically have the following top-side marking for LQFP100 packages:

LPC15xxJxxx
Xxxxxx xx
xxxxywwxxx

The LPC15xx devices typically have the following top-side marking for LQFP64 packages:

LPC15xxJ
Xxxxxx xx
xxxxywwxxx

The LPC15xx devices typically have the following top-side marking for LQFP48 packages:

LPC15xxJ
Xxxxxx
Xxxyy
wwxxx

Field 'yy' states the year the device was manufactured. Field 'ww' states the week the device was manufactured during that year.




Fig 5. LQFP48 pin configuration (without USB)




Table 3. Pin description with fixed-pin functions

Symbol	LQFP48	LQFP64	LQFP100		Reset state ^[1]	Type	Description
PIO0_8/ADC0_0/TDO	9	12	19	^[2]	I; PU	IO	PIO0_8 — General purpose port 0 input/output 8. In boundary scan mode: TDO (Test Data Out).
						A	ADC0_0 — ADC0 input 0.
PIO0_9/ADC1_1/TDI	12	16	24	^[2]	I; PU	IO	PIO0_9 — General purpose port 0 input/output 9. In boundary scan mode: TDI (Test Data In).
						A	ADC1_1 — ADC1 input 1.
PIO0_10/ADC1_2	15	19	28	^[2]	I; PU	IO	PIO0_10 — General purpose port 0 input/output 10.
						A	ADC1_2 — ADC1 input 2.
PIO0_11/ADC1_3	18	23	33	^[2]	I; PU	IO	PIO0_11 — General purpose port 0 input/output 11. On the LQFP64 package, this pin is assigned to CAN0_RD in ISP C_CAN mode.
						A	ADC1_3 — ADC1 input 3.
PIO0_12/DAC_OUT	19	24	35	^[3]	I; PU	IO	PIO0_12 — General purpose port 0 input/output 12. If this pin is configured as a digital input, the input voltage level must not be higher than V_{DDA} .
						A	DAC_OUT — DAC analog output.
PIO0_13/ADC1_6	21	29	43	^[2]	I; PU	IO	PIO0_13 — General purpose port 0 input/output 13. On the LQFP64 package, this pin is assigned to U0_RXD in ISP USART mode. On the LQFP48 package, this pin is assigned to CAN0_RD in ISP C_CAN mode.
						A	ADC1_6 — ADC1 input 6.
PIO0_14/ADC1_7/ SCT1_OUT5	22	30	45	^[2]	I; PU	IO	PIO0_14 — General purpose port 0 input/output 14. On the LQFP48 package, this pin is assigned to U0_RXD in ISP USART mode.
						A	ADC1_7 — ADC1 input 7.
						O	SCT1_OUT5 — SCTimer1/PWM output 5.
PIO0_15/ADC1_8	23	31	47	^[2]	I; PU	IO	PIO0_15 — General purpose port 0 input/output 15. On the LQFP48 package, this pin is assigned to U0_TXD in ISP USART mode.
						A	ADC1_8 — ADC1 input 8.
PIO0_16/ADC1_9	24	32	49	^[2]	I; PU	IO	PIO0_16 — General purpose port 0 input/output 16. On the LQFP48 package, this is the ISP_1 boot pin.
						A	ADC1_9 — ADC1 input 9.
PIO0_17/WAKEUP/ TRST	28	39	61	^[4]	I; PU	IO	PIO0_17 — General purpose port 0 input/output 17. In boundary scan mode: TRST (Test Reset). This pin triggers a wake-up from Deep power-down mode. For wake up from Deep power-down mode via an external pin, do not assign any movable function to this pin. Pull this pin HIGH externally while in Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.

Table 5. Pins connected to the INPUT multiplexer and SCT IPU

Symbol	LQFP48	LQFP64	LQFP100	Description
PIO1_7/ACMP3_I4	-	51	81	SCT0 input multiplexer
PIO1_11	-	38	58	SCT3 input multiplexer SCTIPU input SAMPLE_IN_A2
PIO1_12	-	-	9	SCT0 input multiplexer
PIO1_13	-	-	11	SCT0 input multiplexer
PIO1_15	-	-	12	SCT1 input multiplexer
PIO1_16	-	-	18	SCT1 input multiplexer
PIO1_18	-	-	25	SCT2 input multiplexer
PIO1_19	-	-	29	SCT2 input multiplexer
PIO1_21	-	-	37	SCT3 input multiplexer
PIO1_22	-	-	38	SCT3 input multiplexer
PIO1_26	-	-	48	SCTIPU input SAMPLE_IN_A3
PIO1_27	-	-	50	FREQMEAS

8. Functional description

8.1 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware division, hardware single-cycle multiply, interruptible/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the *Cortex-M3 Technical Reference Manual*, which is available on the official ARM website.

8.2 Memory Protection Unit (MPU)

The LPC15xx have a Memory Protection Unit (MPU) which can be used to improve the reliability of an embedded system by protecting critical data within the user application.

The MPU allows separating processing tasks by disallowing access to each other's data, disabling access to memory regions, allowing memory regions to be defined as read-only and detecting unexpected memory accesses that could potentially break the system.

- Digital output driver with configurable open-drain output
- Digital input: Weak pull-up resistor (PMOS device) enabled/disabled
- Digital input: Weak pull-down resistor (NMOS device) enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Digital input: Input digital filter configurable on all pins
- Digital input: Input glitch filter enabled/disabled on select pins
- Analog input




Fig 11. Standard I/O pin configuration

8.11 Switch Matrix (SWM)

The switch matrix controls the function of each digital or mixed analog/digital pin in a highly flexible way by allowing to connect many functions like the USART, SPI, SCT, and I2C functions to any pin that is not power or ground. These functions are called movable functions and are listed in [Table 4](#).

Functions that need specialized pads like the ADC or analog comparator inputs can be enabled or disabled through the switch matrix. These functions are called fixed-pin functions and cannot move to other pins. The fixed-pin functions are listed in [Table 3](#). If a fixed-pin function is disabled, any other movable function can be assigned to this pin.

8.40.3 Deep-sleep mode

In Deep-sleep mode, the LPC15xx is in Sleep-mode and all peripheral clocks and all clock sources are off except for the IRC. The IRC output is disabled unless the IRC is selected as input to the watchdog timer. In addition all analog blocks are shut down and the flash is in stand-by mode. In Deep-sleep mode, the application can keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection.

The LPC15xx can wake up from Deep-sleep mode via reset, selected GPIO pins, a watchdog timer interrupt, an interrupt generating USB port activity, an RTC interrupt, or any interrupts that the USART, SPI, or I2C interfaces can create in Deep-sleep mode. The USART wake-up requires the 32 kHz mode, the synchronous mode, or the CTS interrupt to be set up.

Deep-sleep mode saves power and allows for short wake-up times.

8.40.4 Power-down mode

In Power-down mode, the LPC15xx is in Sleep-mode and all peripheral clocks and all clock sources are off except for watchdog oscillator if selected. In addition all analog blocks and the flash are shut down. In Power-down mode, the application can keep the BOD circuit running for BOD protection.

The LPC15xx can wake up from Power-down mode via reset, selected GPIO pins, a watchdog timer interrupt, an interrupt generating USB port activity, an RTC interrupt, or any interrupts that the USART, SPI, or I2C interfaces can create in Power-down mode. The USART wake-up requires the 32 kHz mode, the synchronous mode, or the CTS interrupt to be set up.

Power-down mode reduces power consumption compared to Deep-sleep mode at the expense of longer wake-up times.

8.40.5 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip except for the WAKEUP pin and the always-on RTC power-domain. The LPC15xx can wake up from Deep power-down mode via the WAKEUP pin or a wake-up signal generated by the RTC interrupt.

The LPC15xx can be blocked from entering Deep power-down mode by setting a lock bit in the PMU block. Blocking the Deep power-down mode enables the application to keep the watchdog timer or the BOD running at all times.

If the WAKEUP pin is used in the application, an external pull-up resistor is required on the WAKEUP pin to hold it HIGH while the part is in deep power-down mode. Pulling the WAKEUP pin LOW wakes up the part from deep power-down mode. In addition, pull the RESET pin HIGH to prevent it from floating while in Deep power-down mode.

Table 10. Thermal resistance value (C/W): $\pm 15\%$

Symbol	Parameter	Conditions	Typ	Unit
LQFP48				
θ_{ja}	thermal resistance junction-to-ambient			
		JEDEC (4.5 in \times 4 in)		
		0 m/s	64	$^{\circ}\text{C/W}$
		1 m/s	55	$^{\circ}\text{C/W}$
		2.5 m/s	50	$^{\circ}\text{C/W}$
		8-layer (4.5 in \times 3 in)		
		0 m/s	96	$^{\circ}\text{C/W}$
		1 m/s	76	$^{\circ}\text{C/W}$
		2.5 m/s	67	$^{\circ}\text{C/W}$
θ_{jc}	thermal resistance junction-to-case		13	$^{\circ}\text{C/W}$
θ_{jb}	thermal resistance junction-to-board		16	$^{\circ}\text{C/W}$
LQFP64				
θ_{ja}	thermal resistance junction-to-ambient			
		JEDEC (4.5 in \times 4 in)		
		0 m/s	51	$^{\circ}\text{C/W}$
		1 m/s	45	$^{\circ}\text{C/W}$
		2.5 m/s	41	$^{\circ}\text{C/W}$
		8-layer (4.5 in \times 3 in)		
		0 m/s	75	$^{\circ}\text{C/W}$
		1 m/s	60	$^{\circ}\text{C/W}$
		2.5 m/s	54	$^{\circ}\text{C/W}$
θ_{jc}	thermal resistance junction-to-case		13	$^{\circ}\text{C/W}$
θ_{jb}	thermal resistance junction-to-board		17	$^{\circ}\text{C/W}$
LQFP100				
θ_{ja}	thermal resistance junction-to-ambient			
		JEDEC (4.5 in \times 4 in)		
		0 m/s	42	$^{\circ}\text{C/W}$
		1 m/s	37	$^{\circ}\text{C/W}$
		2.5 m/s	34	$^{\circ}\text{C/W}$
		8-layer (4.5 in \times 3 in)		
		0 m/s	59	$^{\circ}\text{C/W}$
		1 m/s	48	$^{\circ}\text{C/W}$
		2.5 m/s	44	$^{\circ}\text{C/W}$
θ_{jc}	thermal resistance junction-to-case		12	$^{\circ}\text{C/W}$
θ_{jb}	thermal resistance junction-to-board		17	$^{\circ}\text{C/W}$

Table 11. Static characteristics ...continued $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
I _{OL}	LOW-level output current	V _{OL} = 0.4 V; I ² C-bus pins configured as Fast-mode Plus pins; 2.7 V ≤ V _{DD} < 3.6 V	20	-	-	mA
		V _{OL} = 0.4 V; I ² C-bus pins configured as Fast-mode Plus pins; 2.4 V ≤ V _{DD} < 2.7 V	16	-	-	mA
I _{LI}	input leakage current	V _I = V _{DD} ^[21]	-	2	4	μA
		V _I = 5 V	-	10	22	μA
USB_DM and USB_DP pins						
V _I	input voltage	^[2]	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		1.8	-	-	V
V _{IL}	LOW-level input voltage		-	-	1.0	V
V _{hys}	hysteresis voltage		0.32	-	-	V
Z _{out}	output impedance		28	-	44	Ω
V _{OH}	HIGH-level output voltage		2.9	-	-	V
V _{OL}	LOW-level output voltage		-	-	0.18	V
I _{OH}	HIGH-level output current	V _{OH} = V _{DD} – 0.3 V ^[22]	4.8	-	-	mA
I _{OL}	LOW-level output current	V _{OL} = 0.3 V ^[22]	5.0	-	-	mA
I _{OLS}	LOW-level short-circuit output current	drive LOW; pad connected to ground	-	-	125	mA
I _{OHS}	HIGH-level short-circuit output current	drive HIGH; pad connected to ground	-	-	125	mA
Oscillator pins						
V _{i(xtal)}	crystal input voltage	on pin XTALIN	–0.5	1.8	1.95	V
V _{o(xtal)}	crystal output voltage	on pin XTALOUT	–0.5	1.8	1.95	V
V _{i(rtcx)}	32 kHz oscillator input voltage	on pin RTCXIN ^[23]	–0.5	-	3.6	V
V _{o(rtcx)}	32 kHz oscillator output voltage	on pin RTCXOUT ^[23]	–0.5	-	3.6	V
Pin capacitance						
C _{io}	input/output capacitance	pins with analog and digital functions ^[24]	-	-	7.1	pF
		I ² C-bus pins (PIO0_22 and PIO0_23) ^[24]	-	-	2.5	pF
		pins with digital functions only ^[24]	-	-	2.8	pF

[1] Typical ratings are not guaranteed. The values listed are for room temperature (25 °C), nominal supply voltages.

[2] For USB operation: $3.0\text{ V} \leq V_{DD} \leq 3.6\text{ V}$.[3] $T_{amb} = 25\text{ }^{\circ}\text{C}$.[4] I_{DD} measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.




Table 17. Dynamic characteristics: Watchdog oscillator

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
$f_{\text{osc(int)}}$	internal oscillator frequency	- ^[2]	-	503	-	kHz

[1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.

[2] The typical frequency spread over processing and temperature ($T_{\text{amb}} = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$) is $\pm 40\%$.

12.4 I/O pins

Table 18. Dynamic characteristics: I/O pins^[1]

$T_{\text{amb}} = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$; $3.0\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_r	rise time	pin configured as output	3.0	-	5.0	ns
t_f	fall time	pin configured as output	2.5	-	5.0	ns

[1] Applies to standard port pins and $\overline{\text{RESET}}$ pin.

12.5 I²C-bus

Table 19. Dynamic characteristic: I²C-bus pins^[1]


$T_{\text{amb}} = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$; values guaranteed by design.^[2]

Symbol	Parameter	Conditions	Min	Max	Unit
f_{SCL}	SCL clock frequency	Standard-mode	0	100	kHz
		Fast-mode	0	400	kHz
		Fast-mode Plus; on pins PIO0_22 and PIO0_23	0	1	MHz
t_f	fall time ^{[4][5][6][7]}	of both SDA and SCL signals Standard-mode	-	300	ns
		Fast-mode	$20 + 0.1 \times C_b$	300	ns
		Fast-mode Plus; on pins PIO0_22 and PIO0_23	-	120	ns
t_{LOW}	LOW period of the SCL clock	Standard-mode	4.7	-	μs
		Fast-mode	1.3	-	μs
		Fast-mode Plus; on pins PIO0_22 and PIO0_23	0.5	-	μs
t_{HIGH}	HIGH period of the SCL clock	Standard-mode	4.0	-	μs
		Fast-mode	0.6	-	μs
		Fast-mode Plus; on pins PIO0_22 and PIO0_23	0.26	-	μs
$t_{\text{HD;DAT}}$	data hold time ^{[3][4][8]}	Standard-mode	0	-	μs
		Fast-mode	0	-	μs
		Fast-mode Plus; on pins PIO0_22 and PIO0_23	0	-	μs

Table 19. Dynamic characteristic: I²C-bus pins^[1]
 $T_{amb} = -40\text{ }^{\circ}\text{C to } +105\text{ }^{\circ}\text{C}$; values guaranteed by design.^[2]

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{SU;DAT}$	data set-up time ^{[9][10]}	Standard-mode	250	-	ns
		Fast-mode	100	-	ns
		Fast-mode Plus; on pins PIO0_22 and PIO0_23	50	-	ns

- [1] See the I²C-bus specification *UM10204* for details.
- [2] Parameters are valid over operating temperature range unless otherwise specified.
- [3] $t_{HD;DAT}$ is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
- [4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the $V_{IH(min)}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- [5] C_b = total capacitance of one bus line in pF.
- [6] The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f .
- [7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [8] The maximum $t_{HD;DAT}$ could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of $t_{VD;DAT}$ or $t_{VD;ACK}$ by a transition time (see *UM10204*). This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9] $t_{SU;DAT}$ is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system but the requirement $t_{SU;DAT} = 250\text{ ns}$ must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250\text{ ns}$ (according to the Standard-mode I²C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.



aaa-004643

Fig 35. I²C-bus pins clock timing

Table 27. Temperature sensor static and dynamic characteristics $V_{DDA} = 2.4\text{ V to }3.6\text{ V}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
DT_{sen}	sensor temperature accuracy	$T_{\text{amb}} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ [1]	-	-	5	$^{\circ}\text{C}$
E_L	linearity error	$T_{\text{amb}} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$	-	-	5	$^{\circ}\text{C}$
$t_{\text{s(pu)}}$	power-up settling time	to 99% of temperature sensor output value [2][3]	-	81	110	μs

[1] Absolute temperature accuracy.

[2] Typical values are derived from nominal simulation ($V_{DDA} = 3.3\text{ V}$; $T_{\text{amb}} = 27\text{ }^{\circ}\text{C}$; nominal process models). Maximum values are derived from worst case simulation ($V_{DDA} = 2.6\text{ V}$; $T_{\text{amb}} = 105\text{ }^{\circ}\text{C}$; slow process models).

[3] Internal voltage reference must be powered before the temperature sensor can be turned on.


[4] Settling time applies to switching between comparator and ADC channels.

Table 28. Temperature sensor Linear-Least-Square (LLS) fit parameters $V_{DDA} = 2.4\text{ V to }3.6\text{ V}$

Fit parameter	Range	Min	Typ	Max	Unit
LLS slope	$T_{\text{amb}} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ [1]	-	-2.29	-	$\text{mV}/^{\circ}\text{C}$
LLS intercept at $0\text{ }^{\circ}\text{C}$	$T_{\text{amb}} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ [1]	-	577.3	-	mV
Value at $30\text{ }^{\circ}\text{C}$	[2]	502	-	514	mV

[1] Measured over matrix samples.

[2] Measured for samples over process corners.






Table 32. Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency F_{Osc}	Crystal load capacitance C_L	Maximum crystal series resistance R_S	External load capacitors C_{X1}, C_{X2}
1 MHz to 5 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 300 Ω	39 pF, 39 pF
	30 pF	< 300 Ω	57 pF, 57 pF
5 MHz to 10 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 200 Ω	39 pF, 39 pF
	30 pF	< 100 Ω	57 pF, 57 pF
10 MHz to 15 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 60 Ω	39 pF, 39 pF
15 MHz to 20 MHz	10 pF	< 80 Ω	18 pF, 18 pF

Table 33. Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external components parameters) high frequency mode


Fundamental oscillation frequency F_{Osc}	Crystal load capacitance C_L	Maximum crystal series resistance R_S	External load capacitors C_{X1}, C_{X2}
15 MHz to 20 MHz	10 pF	< 180 Ω	18 pF, 18 pF
	20 pF	< 100 Ω	39 pF, 39 pF
20 MHz to 25 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 80 Ω	39 pF, 39 pF

14.4 XTAL Printed-Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{X1} , C_{X2} , and C_{X3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plane. Loops must be made as small as possible in

14.5 RTC oscillator component selection

The 32 kHz crystal must be connected to the part via the RTCXIN and RTCXOUT pins as shown in [Figure 48](#). If the RTC is not used, the RTCXIN pin can be grounded.



Select C_{X1} and C_{X2} based on the external 32 kHz crystal used in the application circuitry. The pad capacitance C_P of the RTCXIN and RTCXOUT pad is 3 pF. If the external crystal's load capacitance is C_L , the optimal C_{X1} and C_{X2} can be selected as:

$$C_{X1} = C_{X2} = 2 \times C_L - C_P$$

14.6 Connecting power, clocks, and debug functions

[Figure 49](#) shows the basic board connections used to power the LPC15xx, connect the external crystal and the 32 kHz oscillator for the RTC, and provide debug capabilities via the serial wire port.

15. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2





Fig 50. Package outline LQFP48 (SOT313-2)

Footprint information for reflow soldering of LQFP64 package

SOT314-2



Generic footprint pattern

Refer to the package outline drawing for actual layout



solder land

--- occupied area

DIMENSIONS in mm

P1	P2	Ax	Ay	Bx	By	C	D1	D2	Gx	Gy	Hx	Hy
0.500	0.560	13.300	13.300	10.300	10.300	1.500	0.280	0.400	10.500	10.500	13.550	13.550

sot314-2 fr

Fig 54. Reflow soldering for the LQFP64 package

17. References

- [1] LPC15xx User manual UM10736:
http://www.nxp.com/documents/user_manual/UM10736.pdf
- [2] LPC15xx Errata sheet:
http://www.nxp.com/documents/errata_sheet/ES_LPC15XX.pdf
- [3] Technical note ADC design guidelines:
http://www.nxp.com/documents/technical_note/TN00009.pdf

19. Legal information

19.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.