E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|--|
| Core Processor | EC000 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 8MHz |
| Co-Processors/DSP | - |
| RAM Controllers | - |
| Graphics Acceleration | Νο |
| Display & Interface Controllers | - |
| Ethernet | - |
| SATA | - |
| USB | - |
| Voltage - I/O | 5.0V |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Security Features | - |
| Package / Case | 68-LCC (J-Lead) |
| Supplier Device Package | 68-PLCC (24.21x24.21) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc000ei8r2 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



TABLE OF CONTENTS (Continued)

| Title | Page Number | | |
|--|--|--|--|
| Section 6 Exception Processing | | | |
| Exception Stack Frames | 6-9 | | |
| Exception Processing Sequence | 6-11 | | |
| Processing of Specific Exceptions | 6-11 | | |
| Reset | 6-11 | | |
| Interrupts | 6-12 | | |
| Uninitialized Interrupt | 6-13 | | |
| Spurious Interrupt | 6-13 | | |
| Instruction Traps | 6-13 | | |
| Illegal and Unimplemented Instructions | | | |
| Privilege Violations | 6-15 | | |
| Tracing | 6-15 | | |
| Bus Errors | 6-16 | | |
| Bus Error | 6-16 | | |
| Bus Error (MC68010) | 6-17 | | |
| Address Error | 6-19 | | |
| Return From Exception (MC68010) | 6-20 | | |
| | Title Section 6 Exception Processing Exception Stack Frames | | |

Section 7 8-Bit Instruction Timing

| 7.1 | Operand Effective Address Calculation Times | 7-1 |
|------|---|------|
| 7.2 | Move Instruction Execution Times | 7-2 |
| 7.3 | Standard Instruction Execution Times | 7-3 |
| 7.4 | Immediate Instruction Execution Times | 7-4 |
| 7.5 | Single Operand Instruction Execution Times | 7-5 |
| 7.6 | Shift/Rotate Instruction Execution Times | 7-6 |
| 7.7 | Bit Manipulation Instruction Execution Times | 7-7 |
| 7.8 | Conditional Instruction Execution Times | 7-7 |
| 7.9 | JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times | 7-8 |
| 7.10 | Multiprecision Instruction Execution Times | 7-8 |
| 7.11 | Miscellaneous Instruction Execution Times | 7-9 |
| 7.12 | Exception Processing Instruction Execution Times | 7-10 |
| | | |



LIST OF ILLUSTRATIONS (Continued)

| Figure Number | Title | Page Number |
|------------------|--|----------------|
| 5-15 | 3-Wire Bus Arbitration Timing Diagram | |
| | (NA to 48-Pin MC68008 and MC68EC000 | 5-13 |
| 5-16 | 2-Wire Bus Arbitration Timing Diagram | 5-14 |
| 5-17 | External Asynchronous Signal Synchronization | 5-16 |
| 5-18 | Bus Arbitration Unit State Diagrams | 5-17 |
| 5-19 | 3-Wire Bus Arbitration Timing Diagram—Processor Active | 5-18 |
| 5-20 | 3-Wire Bus Arbitration Timing Diagram—Bus Active | 5-19 |
| 5-21 | 3-Wire Bus Arbitration Timing Diagram—Special Case | 5-20 |
| 5-22 | 2-Wire Bus Arbitration Timing Diagram—Processor Active | 5-21 |
| 5-23 | 2-Wire Bus Arbitration Timing Diagram—Bus Active | 5-22 |
| 5-24 | 2-Wire Bus Arbitration Timing Diagram—Special Case | 5-23 |
| 5-25 | Bus Error Timing Diagram | 5-24 |
| 5-26 | Delayed Bus Error Timing Diagram (MC68010) | 5-25 |
| 5-27 | Retry Bus Cycle Timing Diagram | 5-26 |
| 5-28 | Delayed Retry Bus Cycle Timing Diagram | 5-27 |
| 5-29 | Halt Operation Timing Diagram | |
| 5-30 | Reset Operation Timing Diagram | |
| 5-31 | Fully Asynchronous Read Cycle | |
| 5-32 | Fully Asynchronous Write Cycle | 5-33 |
| 5-33 5-34 | Pseudo-Asynchronous Read Cycle | |
| 5-34 5-25 | Synchronous White Cycle | |
| 5-35 5-36 | Synchronous Read Cycle | |
| 5-37 | Input Synchronizers | |
| 0.07 | | |
| 6-1 | Exception Vector Format | |
| 6-2 | Peripheral Vector Number Format | |
| 6-3 | Address Translated from 8-Bit Vector Number | |
| 0-4 6 5 | Exception vector Address Calculation (MC68010) | |
| 0-0 6 6 | Gloup Tahu Z Exception Stack Flame | 0-10 |
| 0-0 6-7 | Supervisor Stack Order for Bus or Address Error Exception | 0-10 6_17 |
| 6-8 | Exception Stack Order (Bus and Address Error) | 0-17 6-18 |
| 6-9 | Special Status Word Format | 6-19 |
| 10-1 | MC68000 Power Dissipation (Pp) vs Ambient Temperature (Ta) | |
| 10-2 | Drive Levels and Test Points for AC Specifications | |
| 10-3 | Clock Input Timing Diagram | |
| 10-4 | Read Cycle Timing Diagram | |
| 10-5 | Write Cycle Timing Diagram | |
| 10-6 | MC68000 to M6800 Peripheral Timing Diagram (Best Case) | |



| Opcode | Operation | Syntax |
|---------------|--|--|
| MOVE USP | If supervisor state then USP \rightarrow An or An \rightarrow USP else TRAP | MOVE USP,An MOVE An,USP |
| MOVEC | If supervisor state then $Rc \rightarrow Rn$ or $Rn \rightarrow Rc$ else TRAP | MOVEC Rc,Rn MOVEC Rn,Rc |
| MOVEM | $\begin{array}{l} \text{Registers} \rightarrow \text{Destination} \\ \text{Source} \rightarrow \text{Registers} \end{array}$ | MOVEM register list, <ea> MOVEM <ea>,register list</ea></ea> |
| MOVEP | Source \rightarrow Destination | MOVEP Dx,(d,Ay) MOVEP (d,Ay),Dx |
| MOVEQ | Immediate Data \rightarrow Destination | MOVEQ # <data>,Dn</data> |
| MOVES | If supervisor state then Rn \rightarrow Destination [DFC] or Source [SFC] \rightarrow Rn else TRAP | MOVES Rn, <ea> MOVES <ea>,Rn</ea></ea> |
| MULS | $\text{Source} \times \text{Destination} \rightarrow \text{Destination}$ | MULS.W <ea>,Dn $16 \times 16 \rightarrow 32$</ea> |
| MULU | $\text{Source} \times \text{Destination} \rightarrow \text{Destination}$ | MULU.W <ea>,Dn $16 \times 16 \rightarrow 32$</ea> |
| NBCD | $0 - (\text{Destination}_{10}) - X \rightarrow \text{Destination}$ | NBCD <ea></ea> |
| NEG | $0 - (Destination) \rightarrow Destination$ | NEG <ea></ea> |
| NEGX | $0 - (Destination) - X \rightarrow Destination$ | NEGX <ea></ea> |
| NOP | None | NOP |
| NOT | ~Destination \rightarrow Destination | NOT <ea></ea> |
| OR | Source V Destination \rightarrow Destination | OR <ea>,Dn OR Dn,<ea></ea></ea> |
| ORI | Immediate Data V Destination \rightarrow Destination | ORI # <data>,<ea></ea></data> |
| ORI to CCR | Source V CCR \rightarrow CCR | ORI # <data>,CCR</data> |
| ORI to SR | If supervisor state then Source V SR \rightarrow SR else TRAP | ORI # <data>,SR</data> |
| PEA | $Sp - 4 \rightarrow SP; \langle ea \rangle \rightarrow (SP)$ | PEA <ea></ea> |
| RESET | If supervisor state then Assert RESET Line else TRAP | RESET |
| ROL, ROR | Destination Rotated by <count> \rightarrow Destination</count> | ROd ¹ Rx,Dy ROd ¹ # <data>,Dy ROd¹ <ea></ea></data> |
| ROXL, ROXR | Destination Rotated with X by <count> \rightarrow Destination</count> | ROXd ¹ Dx,Dy ROXd ^{1 #} <data>,Dy ROXd¹ <ea></ea></data> |
| RTD | $(SP) \rightarrow PC; SP + 4 + d \rightarrow SP$ | RTD # <displacement></displacement> |









Figure 4-4. Write-Cycle Timing Diagram









Figure 5-15. 3-Wire Bus Arbitration Timing Diagram (Not Applicable to 48-Pin MC68008 or MC68EC000)

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL For More Information On This Product, Go to: www.freescale.com





Figure 5-24. 2-Wire Bus Arbitration Timing Diagram—Special Case

5.4. BUS ERROR AND HALT OPERATION

In a bus architecture that requires a handshake from an external device, such as the asynchronous bus used in the M68000 Family, the handshake may not always occur. A bus error input is provided to terminate a bus cycle in error when the expected signal is not asserted. Different systems and different devices within the same system require different maximum-response times. External circuitry can be provided to assert the bus error signal after the appropriate delay following the assertion of address strobe.

In a virtual memory system, the bus error signal can be used to indicate either a page fault or a bus timeout. An external memory management unit asserts bus error when the page that contains the required data is not resident in memory. The processor suspends execution of the current instruction while the page is loaded into memory. The MC68010 pushes enough information on the stack to be able to resume execution of the instruction following return from the bus error exception handler.



Figure 5-33. Pseudo-Asynchronous Read Cycle

During a write cycle, after the processor asserts \overline{AS} but before driving the data bus, the processor drives R/W low. Parameter #55 specifies the minimum time between the transition of R/W and the driving of the data bus, which is effectively the maximum turnoff time for any device driving the data bus.

After the processor places valid data on the bus, it asserts the data strobe signal(s). A data setup time, similar to the address setup time previously discussed, can be used to improve performance. Parameter #29 is the minimum time a slave device can accept valid data before recognizing a data strobe. The slave device asserts DTACK after it accepts the data. Parameter #25 is the minimum time after negation of the strobes during which the valid data remains on the address bus. Parameter #28 is the maximum time between the negation of the strobes by the processor and the negation of DTACK by the slave device. If DTACK remains asserted past the time specified by parameter #28, the processor may recognize it as being asserted early in the next bus cycle and may terminate that cycle prematurely. Figure 5-34 shows the important timing specifications for a pseudo-asynchronous write cycle.



is the maximum hold time for a low on R/\overline{W} beyond the initiation of the read cycle.

- STATE 1 Entering S1, a low period of the clock, the address of the accessed device is driven externally with an assertion delay defined by parameter #6.
- STATE 2 On the rising edge of S2, a high period of the clock, \overline{AS} is asserted. During a read cycle, \overline{UDS} , \overline{LDS} , and/or \overline{DS} is also asserted at this time. Parameter #9 defines the assertion delay for these signals. For a write cycle, the R/W signal is driven low with a delay defined by parameter #20.
- STATE 3 On the falling edge of the clock entering S3, the data bus is driven out of the high-impedance state with the data being written to the accessed device (in a write cycle). Parameter #23 specifies the data assertion delay. In a read cycle, no signal is altered in S3.
- STATE 4 Entering the high clock period of S4, UDS, LDS, and/or DS is asserted (during a write cycle) on the rising edge of the clock. As in S2 for a read cycle, parameter #9 defines the assertion delay from the rising edge of S4 for UDS, LDS, and/or DS. In a read cycle, no signal is altered by the processor during S4.

Until the falling edge of the clock at the end of S4 (beginning of S5), no response from any external device except RESET is acknowledged by the processor. If either DTACK or BERR is asserted before the falling edge of S4 and satisfies the input setup time defined by parameter #47, the processor enters S5 and the bus cycle continues. If either DTACK or BERR is asserted but without meeting the setup time defined by parameter #47, the processor may recognize the signal and continue the bus cycle; the result is unpredictable. If neither DTACK nor BERR is asserted before the next rise of clock, the bus cycle remains in S4, and wait states (complete clock cycles) are inserted until one of the bus cycle termination is met.

- STATE 5 S5 is a low period of the clock, during which the processor does not alter any signal.
- STATE 6 S6 is a high period of the clock, during which data for a read operation is set up relative to the falling edge (entering S7). Parameter #27 defines the minimum period by which the data must precede the falling edge. For a write operation, the processor changes no signal during S6.
- STATE 7 On the falling edge of the clock entering S7, the processor latches data and negates AS and UDS, LDS, and/or DS during a read cycle. The hold time for these strobes from this falling edge is specified by parameter #12. The hold time for data relative to the negation of AS and UDS, LDS, and/or DS is specified by parameter #29. For a write cycle, only AS and UDS, LDS, and/or DS are negated; timing parameter #12 also applies.



On the rising edge of the clock, at the end of S7 (which may be the start of S0 for the next bus cycle), the processor places the address bus in the high-impedance state. During a write cycle, the processor also places the data bus in the high-impedance state and drives R/W high. External logic circuitry should respond to the negation of the \overline{AS} and \overline{UDS} , \overline{LDS} , and/or \overline{DS} by negating \overline{DTACK} and/or \overline{BERR} . Parameter #28 is the hold time for \overline{DTACK} , and parameter #30 is the hold time for \overline{BERR} .

Figure 5-35 shows a synchronous read cycle and the important timing parameters that apply. The timing for a synchronous read cycle, including relevant timing parameters, is shown in Figure 5-36.



Figure 5-35. Synchronous Read Cycle



SECTION 6 EXCEPTION PROCESSING

This section describes operations of the processor outside the normal processing associated with the execution of instructions. The functions of the bits in the supervisor portion of the status register are described: the supervisor/user bit, the trace enable bit, and the interrupt priority mask. Finally, the sequence of memory references and actions taken by the processor for exception conditions are described in detail.

The processor is always in one of three processing states: normal, exception, or halted. The normal processing state is associated with instruction execution; the memory references are to fetch instructions and operands and to store results. A special case of the normal state is the stopped state, resulting from execution of a STOP instruction. In this state, no further memory references are made.

An additional, special case of the normal state is the loop mode of the MC68010, optionally entered when a test condition, decrement, and branch (DBcc) instruction is executed. In the loop mode, only operand fetches occur. See **Appendix A MC68010 Loop Mode Operation**.

The exception processing state is associated with interrupts, trap instructions, tracing, and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing provides an efficient context switch so that the processor can handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

6.1 PRIVILEGE MODES

The processor operates in one of two levels of privilege: the supervisor mode or the user mode. The privilege mode determines which operations are legal. The mode is optionally used by an external memory management device to control and translate accesses. The mode is also used to choose between the supervisor stack pointer (SSP) and the user stack pointer (USP) in instruction references.

For More Information On This Product, Go to: www.freescale.com

| Format Code | Stacked Information |
|-------------|------------------------|
| 0000 | Short Format (4 Words) |
| 1000 | Long Format (29 Words) |
| All Others | Unassigned, Reserved |

Table 6-4. MC68010 Format Codes

6.2.5 Exception Processing Sequence

In the first step of exception processing, an internal copy is made of the status register. After the copy is made, the S bit of the status register is set, putting the processor into the supervisor mode. Also, the T bit is cleared, which allows the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated appropriately.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor bus cycle classified as an interrupt acknowledge cycle. For all other exceptions, internal logic provides the vector number. This vector number is then used to calculate the address of the exception vector.

The third step, except for the reset exception, is to save the current processor status. (The reset exception does not save the context and skips this step.) The current program counter value and the saved copy of the status register are stacked using the SSP. The stacked program counter value usually points to the next unexecuted instruction. However, for bus error and address error, the value stacked for the program counter is unpredictable and may be incremented from the address of the instruction that caused the error. Group 1 and 2 exceptions use a short format exception stack frame (format = 0000 on the MC68010). Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. The instruction at the address in the exception vector is fetched, and normal instruction decoding and execution is started.

6.3 PROCESSING OF SPECIFIC EXCEPTIONS

The exceptions are classified according to their sources, and each type is processed differently. The following paragraphs describe in detail the types of exceptions and the processing of each type.

6.3.1 Reset

The reset exception corresponds to the highest exception level. The processing of the reset exception is performed for system initiation and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The

MOTOROLA

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL

6-11

For More Information On This Product, Go to: www.freescale.com



6.4 RETURN FROM EXCEPTION (MC68010)

In addition to returning from any exception handler routine on the MC68010, the RTE instruction resumes the execution of a suspended instruction by returning to the normal processing state after restoring all of the temporary register and control information stored during a bus error. For the RTE instruction to execute properly, the stack must contain valid and accessible data. The RTE instruction checks for data validity in two ways. First, the format/offset word is checked for a valid stack format code. Second, if the format code indicates the long stack format, the validity of the long stack data is checked as it is loaded into the processor. In addition, the data is checked for accessibility when the processor starts reading the long data. Because of these checks, the RTE instruction executes as follows:

- 1. Determine the stack format. This step is the same for any stack format and consists of reading the status register, program counter, and format/offset word. If the format code indicates a short stack format, execution continues at the new program counter address. If the format code is not an MC68010-defined stack format code, exception processing starts for a format error.
- 2. Determine data validity. For a long-stack format, the MC68010 begins to read the remaining stack data, checking for validity of the data. The only word checked for validity is the first of the 16 internal information words (SP + 26) shown in Figure 5-8. This word contains a processor version number (in bits 10–13) and proprietary internal information that must match the version number of the MC68010 attempting to read the data. This validity check is used to ensure that the data is properly interpreted by the RTE instruction. If the version number is incorrect for this processor, the RTE instruction is aborted and exception processing begins for a format error exception. Since the stack pointer is not updated until the RTE instruction has successfully read all the stack data, a format error occurring at this point does not stack new data over the previous bus error stack information.
- 3. Determine data accessibility. If the long-stack data is valid, the MC68010 performs a read from the last word (SP + 56) of the long stack to determine data accessibility. If this read is terminated normally, the processor assumes that the remaining words on the stack frame are also accessible. If a bus error is signaled before or during this read, a bus error exception is taken. After this read, the processor must be able to load the remaining data without receiving a bus error; therefore, if a bus error occurs on any of the remaining stack reads, the error becomes a double bus fault, and the MC68010 enters the halted state.



| Instruction | Size | op #, Dn | op #, An | op #, M | |
|-------------|------------|-----------------|-----------------|------------------|--|
| ADDI | Byte, Word | 8 (2/0) | — | 12 (2/1)+ | |
| | Long | 16 (3/0) | — | 20 (3/2)+ | |
| ADDQ | Byte, Word | 4 (1/0) | 4 (1/0)* | 8(1/1)+ | |
| | Long | 8 (1/0) | 8 (1/0) | 12 (1/2)+ | |
| ANDI | Byte, Word | 8 (2/0) | — | 12 (2/1)+ | |
| | Long | 14 (3/0) | — | 20 (3/2)+ | |
| CMPI | Byte, Word | 8 (2/0) | — | 8(2/0)+ | |
| | Long | 14(3/0) | — | 12 (3/0)+ | |
| EORI | Byte, Word | 8 (2/0) | — | 12 (2/1)+ | |
| | Long | 16 (3/0) | — | 20 (3/2)+ | |
| MOVEQ | Long | 4 (1/0) | — | _ | |
| ORI | Byte, Word | 8 (2/0) | — | 12 (2/1)+ | |
| | Long | 16 (3/0) | — | 20 (3/2)+ | |
| SUBI | Byte, Word | 8 (2/0) | — | 12 (2/1)+ | |
| | Long | 16 (3/0) | — | 20 (3/2)+ | |
| SUBQ | Byte, Word | 4 (1/0) | 8(1/0)* | 8(1/1)+ | |
| | Long | 8(1/0) | 8 (1/0) | 12 (1/2)+ | |

Table 8-5. Immediate Instruction Execution Times

8.5 SINGLE OPERAND INSTRUCTION EXECUTION TIMES

Table 8-6 lists the timing data for the single operand instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).



| Instruction | Size | Register | Memory |
|-------------|-------------|----------------|-------------------|
| NBCD | Byte | 6 (1/0) | 8 (1/1)+ |
| NEG | Byte, Word | 4 (1/0) | 8(1/1)+ |
| | Long | 6 (1/0) | 12 (1/2)+ |
| NEGX | Byte, Word | 4 (1/0) | 8(1/1)+ |
| | Long | 6 (1/0) | 12 (1/2)+ |
| NOT | Byte, Word | 4 (1/0) | 8(1/1)+ |
| | Long | 6 (1/0) | 12 (1/2)+ |
| Scc | Byte, False | 4 (1/0) | 8(1/1)+* |
| | Byte, True | 4 (1/0) | 8 (1/1)+* |
| TAS | Byte | 4 (1/0) | 14 (2/1)+* |
| TST | Byte, Word | 4 (1/0) | 4 (1/0)+ |
| | Long | 4 (1/0) | 4 (1/0)+ |

Table 9-9. Single Operand InstructionExecution Times

+Add effective address calculation time.

*Use nonfetching effective address calculation time.

| Table 9-10. Clear Instruction Execution 1 | Times |
|---|-------|
|---|-------|

| | Size | Dn | An | (An) | (An)+ | –(An) | (d ₁₆ , An) | (d ₈ , An, Xn)* | (xxx).W | (xxx).L |
|-----|------------|----------------|----|-----------------|-----------------|-----------------|------------------------|----------------------------|-----------------|-----------------|
| CLR | Byte, Word | 4 (1/0) | 1 | 8 (1/1) | 8 (1/1) | 10 (1/1) | 12 (2/1) | 16 (2/1) | 12 (2/1) | 16 (3/1) |
| | Long | 6 (1/0) | 1 | 12 (1/2) | 12 (1/2) | 14 (1/2) | 16 (2/2) | 20 (2/2) | 16 (2/2) | 20 (3/2) |

*The size of the index register (Xn) does not affect execution time.



is lost through the active P-channel transistor. Also, since only one transistor is turned on during the steady state, power consumption is determined by leakage currents.

Because the basic CMOS cell is composed of two complementary transistors, a virtual semiconductor controlled rectifier (SCR) may be formed when an input exceeds the supply voltage. The SCR that is formed by this high input causes the device to become latched in a mode that may result in excessive current drain and eventual destruction of the device. Although the MC68HC000 and MC68EC000 is implemented with input protection diodes, care should be exercised to ensure that the maximum input voltage specification is not exceeded. Some systems may require that the CMOS circuitry be isolated from voltage transients; other may require additional circuitry.

The MC68HC000 and MC68EC000, implemented in CMOS, is applicable to designs to which the following considerations are relevant:

- 1. The MC68HC000 and MC68EC000 completely satisfies the input/output drive requirements of CMOS logic devices.
- 2. The HCMOS MC68HC000 and MC68EC000 provides an order of magnitude reduction in power dissipation when compared to the HMOS MC68000. However, the MC68HC000 does not offer a "power-down" mode.

10.5 AC ELECTRICAL SPECIFICATION DEFINITIONS

The AC specifications presented consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of the clock and possibly to one or more other signals.

The measurement of the AC specifications is defined by the waveforms shown in Figure 10-2. To test the parameters guaranteed by Motorola, inputs must be driven to the voltage levels specified in the figure. Outputs are specified with minimum and/or maximum limits, as appropriate, and are measured as shown. Inputs are specified with minimum setup and hold times, and are measured as shown. Finally, the measurement for signal-to-signal specifications are shown.

NOTE

The testing levels used to verify conformance to the AC specifications does not affect the guaranteed DC operation of the device as specified in the DC electrical characteristics.





NOTES:

- 1. Setup time for the asynchronous inputs IPL2–IPL0 and AVEC (#47) guarantees their recognition at the next falling edge of the clock.
- 2. BR need fall at this time only to insure being recognized at the end of the bus cycle.
- 3. Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall is linear between 0.8 V and 2.0 V.

Figure 10-4. Read Cycle Timing Diagram

(Applies To All Processors Except The MC68EC000)

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL For More Information On This Product, Go to: www.freescale.com



10.11 AC ELECTRICAL SPECIFICATIONS—MC68000 TO M6800

PERIPHERAL (V_{CC} = 5.0 Vdc ±5%; GND=0 Vdc; $T_A = T_L$ TO T_H ; refer to figures 10-6) (Applies To All Processors Except The MC68EC000)

| Num | Characteristic | 8 MHz* | | 8 MHz* 10 MHz* | | 12.5 | 12.5 MHz* 16.67 MHz `12F' | | 16 MHz | | 20 MHz* | | Unit | |
|-----------------|---|--------|-----|----------------|-----|------|------------------------------|-----|--------|-----|---------|-----|------|----|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| 12 ¹ | Clock Low to AS, DS Negated | | 62 | _ | 50 | | 40 | _ | 40 | 3 | 30 | 3 | 25 | ns |
| 18 ¹ | Clock High to R/W High (Read) | 0 | 55 | 0 | 45 | 0 | 40 | 0 | 40 | 0 | 30 | 0 | 25 | ns |
| 20 ¹ | Clock High to R/W Low (Write) | 0 | 55 | 0 | 45 | 0 | 40 | 0 | 40 | 0 | 30 | 0 | 25 | ns |
| 23 | Clock Low to Data-Out Valid (Write) | _ | 62 | _ | 50 | _ | 50 | _ | 50 | _ | 30 | _ | 25 | ns |
| 27 | Data-In Valid to Clock Low (Setup Time on Read) | 10 | | 10 | — | 10 | — | 7 | — | 5 | — | 5 | _ | ns |
| 29 | AS, DS Negated to Data-In Invalid (Hold Time on Read) | 0 | | 0 | — | 0 | — | 0 | — | 0 | — | 0 | _ | ns |
| 40 | Clock Low to VMA Asserted | | 70 | | 70 | | 70 | | 50 | | 50 | | 40 | ns |
| 41 | Clock Low to E Transition | — | 55 | — | 45 | — | 35 | — | 35 | — | 35 | — | 30 | ns |
| 42 | E Output Rise and Fall Time | _ | 15 | — | 15 | | 15 | _ | 15 | — | 15 | | 12 | ns |
| 43 | VMA Asserted to E High | 200 | — | 150 | _ | 90 | — | 80 | _ | 80 | _ | 60 | | ns |
| 44 | AS, DS Negated to VPA Negated | 0 | 120 | 0 | 90 | 0 | 70 | 0 | 50 | 0 | 50 | 0 | 42 | ns |
| 45 | E Low to Control, Address Bus Invalid (Address Hold Time) | 30 | — | 10 | _ | 10 | — | 10 | | 10 | _ | 10 | | ns |
| 47 | Asynchronous Input Setup Time | 10 | — | 10 | | 10 | | 10 | _ | 10 | | 5 | | ns |
| 49 ² | AS, DS, Negated to E Low | -70 | 70 | -55 | 55 | -45 | 45 | -35 | 35 | -35 | 35 | -30 | 30 | ns |
| 50 | E Width High | 450 | _ | 350 | _ | 280 | _ | 220 | _ | 220 | _ | 190 | _ | ns |
| 51 | E Width Low | 700 | — | 550 | — | 440 | — | 340 | — | 340 | — | 290 | — | ns |
| 54 | E Low to Data-Out Invalid | 30 | - | 20 | _ | 15 | _ | 10 | — | 10 | _ | 5 | _ | ns |

*These specifications represent improvement over previously published specifications for the 8-, 10-, and 12.5-MHz MC68000 and are valid only for product bearing date codes of 8827 and later.

** This frequency applies only to MC68HC000 and MC68HC001.

NOTES: 1. For a loading capacitance of less than or equal to 50 pF, subtract 5 ns from the value given in the maximum columns.

 The falling edge of S6 triggers both the negation of the strobes (AS and DS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specificaton #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.





NOTE: Setup time to the clock (#47) for the asynchronous inputs BERR, BGACK, BR, DTACK, IPL2-IPL0, and VPA guarantees their recognition at the next falling edge of the clock.

Figure 10-7. Bus Arbitration Timing (Applies To All Processors Except The MC68EC000)





NOTES: Waveform measurements for all inputs and outputs are specified at: logic high 2.0 V, logic low = 0.8 V. 1. MC68008 52-Pin Version only.

Figure 10-9. Bus Arbitration Timing — Idle Bus Case

(Applies To All Processors Except The MC68EC000)





Figure 11-3. 68-Lead Quad Pack (1 of 2)

MOTOROLA

For More Information On This Product, Go to: www.freescale.com