E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Obsolete
EC000
1 Core, 32-Bit
16MHz
-
-
No
-
-
-
-
5.0V
0°C ~ 70°C (TA)
-
68-LCC (J-Lead)
68-PLCC (24.21x24.21)
https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc000fn16

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



When a data register is used as either a source or a destination operand, only the appropriate low-order portion is changed; the remaining high-order portion is neither used nor changed.

2.3.2 Address Registers

Each address register (and the stack pointer) is 32 bits wide and holds a full, 32-bit address. Address registers do not support byte-sized operands. Therefore, when an address register is used as a source operand, either the low-order word or the entire long-word operand is used, depending upon the operation size. When an address register is used as the destination operand, the entire register is affected, regardless of the operation size. If the operation size is word, operands are sign-extended to 32 bits before the operation is performed.

2.4 DATA ORGANIZATION IN MEMORY

Bytes are individually addressable. As shown in Figure 2-5, the high-order byte of a word has the same address as the word. The low-order byte has an odd address, one count higher. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long-word operand is located at address n (n even), then the second word of that operand is located at address n+2.



Figure 2-5. Word Organization in Memory

The data types supported by the M68000 MPUs are bit data, integer data of 8, 16, and 32 bits, 32-bit addresses, and binary-coded-decimal data. Each data type is stored in memory as shown in Figure 2-6. The numbers indicate the order of accessing the data from the processor. For the MC68008 with its 8-bit bus, the appearance of data in memory is identical to the all the M68000 MPUs. The organization of data in the memory of the MC68008 is shown in Figure 2-7.





Figure 2-7. Memory Data Organization of the MC68008

2.5 INSTRUCTION SET SUMMARY

Table 2-2 provides an alphabetized listing of the M68000 instruction set listed by opcode, operation, and syntax. In the syntax descriptions, the left operand is the source operand, and the right operand is the destination operand. The following list contains the notations used in Table 2-2.

M68000 8-/16-/32-BIT MICROPROCESSOR USER'S MANUAL

MOTOROLA

For More Information On This Product, Go to: www.freescale.com



Notation for operands:

- PC Program counter
- SR Status register
- V Overflow condition code
- Immediate Data Immediate data from the instruction
 - Source Source contents
 - Destination Destination contents
 - Vector Location of exception vector
 - +inf Positive infinity
 - -inf Negative infinity

 - FPm One of eight floating-point data registers (always specifies the source register)
 - FPn One of eight floating-point data registers (always specifies the destination register)

Notation for subfields and qualifiers:

-

- <ea>{offset:width} Selects a bit field
 - (<operand>) The contents of the referenced location
 - <operand>10 The operand is binary-coded decimal, operations are performed in decimal
- (<address register>) The register indirect operator
- -(<address register>) Indicates that the operand register points to the memory
- (<address register>)+ Location of the instruction operand—the optional mode qualifiers are –, +, (d), and (d, ix)
 - #xxx or #<data> Immediate data that follows the instruction word(s)

Notations for operations that have two operands, written <operand> <op> <operand>, where <op> is one of the following:

- \rightarrow The source operand is moved to the destination operand
- \leftrightarrow The two operands are exchanged
- + The operands are added
- The destination operand is subtracted from the source operand
- \times The operands are multiplied
- The source operand is divided by the destination operand
- Relational test, true if source operand is less than destination operand
- Relational test, true if source operand is greater than destination operand
- V Logical OR
- ⊕ Logical exclusive OR
- Λ Logical AND

M68000 8-/16-/32-BIT MICROPROCESSOR USER'S MANUAL

For More Information On This Product, Go to: www.freescale.com

Freescale Semiconductor, Inc.









Figure 4-4. Write-Cycle Timing Diagram











Freescale Semiconductor, Inc.

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL For More Information On This Product, Go to: www.freescale.com



STATE 7 On the falling edge of the clock entering S7, the processor negates \overline{AS} , \overline{UDS} , or \overline{LDS} . As the clock rises at the end of S7, the processor places the address and data buses in the high-impedance state, and drives R/\overline{W} high. The device negates \overline{DTACK} or \overline{BERR} at this time.

5.1.3 Read-Modify-Write Cycle.

The read-modify-write cycle performs a read operation, modifies the data in the arithmetic logic unit, and writes the data back to the same address. The address strobe (\overline{AS}) remains asserted throughout the entire cycle, making the cycle indivisible. The test and set (TAS) instruction uses this cycle to provide a signaling capability without deadlock between processors in a multiprocessing environment. The TAS instruction (the only instruction that uses the read-modify-write cycle) only operates on bytes. Thus, all read-modify-write cycles are byte operations. The read-modify-write flowchart shown in Figure 5-8 and the timing diagram in Figure 5-9, applies to the MC68000, the MC68HC000, the MC68HC001 (in 16-bit mode), the MC68EC000 (in 16-bit mode), and the MC68010.



Figure 5-8. Read-Modify-Write Cycle Flowchart





Figure 5-18. Bus Arbitration Unit State Diagrams

Figures 5-19, 5-20, and 5-21 applies to all processors using 3-wire bus arbitration. Figures 5-22, 5-23, and 5-24 applies to all processors using 2-wire bus arbitration.

MOTOROLA

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL For More Information On This Product, Go to: www.freescale.com





Figure 5-26. Delayed Bus Error Timing Diagram (MC68010)

After the aborted bus cycle is terminated and BERR is negated, the processor enters exception processing for the bus error exception. During the exception processing sequence, the following information is placed on the supervisor stack:

- 1. Status register
- 2. Program counter (two words, which may be up to five words past the instruction being executed)
- 3. Error information

The first two items are identical to the information stacked by any other exception. The error information differs for the MC68010. The MC68000, MC68HC000, MC68HC001, MC68EC000, and MC68008 stack bus error information to help determine and to correct the error. The MC68010 stacks the frame format and the vector offset followed by 22 words of internal register information. The return from exception (RTE) instruction restores the internal register information so that the MC68010 can continue execution of the instruction after the error handler routine completes.

After the processor has placed the required information on the stack, the bus error exception vector is read from vector table entry 2 (offset \$08) and placed in the program counter. The processor resumes execution at the address in the vector, which is the first instruction in the bus error handler routine.



4. For an MC68010, return DTACK before data verification. If data is invalid, assert BERR on the next clock cycle (case 4).

Conditions of Termination in		Negated on Rising Edge of State N N+2		ising ate	
Table 4-4	Control Signal			N+2	Results—Next Cycle
Bus Error	BERR HALT	• •	or or	•	Takes bus error trap.
Rerun	BERR HALT	•	or	•	Illegal sequence; usually traps to vector number 0.
Rerun	BERR HALT	•		•	Reruns the bus cycle.
Normal	BERR HALT	•	or	•	May lengthen next cycle.
Normal	BERR HALT	•	or	none	If next cycle is started, it will be terminated as a bus error.

Table 5-6.	BERR and	HALT	Negation	Results
------------	-----------------	------	----------	---------

• = Signal is negated in this bus state.

5.7 ASYNCHRONOUS OPERATION

To achieve clock frequency independence at a system level, the bus can be operated in an asynchronous manner. Asynchronous bus operation uses the bus handshake signals to control the transfer of data. The handshake signals are AS, UDS, LDS, DS (MC68008 only), DTACK, BERR, HALT, AVEC (MC68EC000 only), and VPA (only for M6800 peripheral cycles). AS indicates the start of the bus cycle, and UDS, LDS, and DS signal valid data for a write cycle. After placing the requested data on the data bus (read cycle) or latching the data (write cycle), the slave device (memory or peripheral) asserts DTACK to terminate the bus cycle. If no device responds or if the access is invalid, external control logic asserts BERR, or BERR and HALT, to abort or retry the cycle. Figure 5-31 shows the use of the bus handshake signals in a fully asynchronous read cycle. Figure 5-32 shows a fully asynchronous write cycle.



Figure 5-31. Fully Asynchronous Read Cycle



interrupt priority mask is set at level 7. In the MC68010, the VBR is forced to zero. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the SSP, neither the program counter nor the status register is saved. The address in the first two words of the reset exception vector is fetched as the initial SSP, and the address in the last two words of the reset exception vector is started at the address in the program counter. The initial program counter should point to the power-up/restart code.

The RESET instruction does not cause a reset exception; it asserts the RESET signal to reset external devices, which allows the software to reset the system to a known state and continue processing with the next instruction.

6.3.2 Interrupts

Seven levels of interrupt priorities are provided, numbered from 1–7. All seven levels are available except for the 48-pin version for the MC68008.

NOTE

The MC68008 48-pin version supports only three interrupt levels: 2, 5, and 7. Level 7 has the highest priority.

Devices can be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. The status register contains a 3-bit mask indicating the current interrupt priority, and interrupts are inhibited for all priority levels less than or equal to the current priority.

An interrupt request is made to the processor by encoding the interrupt request levels 1–7 on the three interrupt request lines; all lines negated indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing, but the requests are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction, and the interrupt exception processing is postponed until the priority of the pending interrupt of the pending interrupt second processing is postponed until the priority of the pending interrupt becomes greater than the current processor priority.

If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. A copy of the status register is saved; the privilege mode is set to supervisor mode; tracing is suppressed; and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device by executing an interrupt acknowledge cycle, which displays the level number of the interrupt being acknowledged on the address bus. If external logic requests an automatic vector, the processor internally generates a vector number corresponding to the interrupt level number. If external logic indicates a bus error, the interrupt is considered spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the format/offset word (MC68010 only), program counter, and status

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL

MOTOROLA

For More Information On This Product, Go to: www.freescale.com



6.3.7 Privilege Violations

To provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user mode causes an exception. The privileged instructions are as follows:

AND Immediate to SR EOR Immediate to SR MOVE to SR (68010 only) MOVE from SR (68010 only) MOVEC (68010 only) MOVES (68010 only) MOVE USP OR Immediate to SR RESET RTE STOP

Exception processing for privilege violations is nearly identical to that for illegal instructions. After the instruction is fetched and decoded and the processor determines that a privilege violation is being attempted, the processor starts exception processing. The status register is copied; the supervisor mode is entered; and tracing is turned off. The vector number is generated to reference the privilege violation vector, and the current program counter and the copy of the status register are saved on the supervisor stack. If the processor is an MC68010, the format/offset word is also saved. The saved value of the program counter is the address of the first word of the instruction causing the privilege violation. Finally, instruction execution commences at the address in the privilege violation exception vector.

6.3.8 Tracing

To aid in program development, the M68000 Family includes a facility to allow tracing following each instruction. When tracing is enabled, an exception is forced after each instruction is executed. Thus, a debugging program can monitor the execution of the program under test.

The trace facility is controlled by the T bit in the supervisor portion of the status register. If the T bit is cleared (off), tracing is disabled and instruction execution proceeds from instruction to instruction as normal. If the T bit is set (on) at the beginning of the execution of an instruction, a trace exception is generated after the instruction is completed. If the instruction is not executed because an interrupt is taken or because the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus error, or address error exception. If the instruction is executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception. During the execution of the instruction, if an exception is forced by that instruction, the trace exception for the instruction exception occurs before that of the trace exception.

As an extreme illustration of these rules, consider the arrival of an interrupt during the execution of a TRAP instruction while tracing is enabled. First, the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.

Go to: www.freescale.com





NOTE: The stack pointer is decremented by 29 words, although only 26 words of information are actually written to memory. The three additional words are reserved for future use by Motorola.

Figure 6-8. Exception Stack Order (Bus and Address Error)

The value of the saved program counter does not necessarily point to the instruction that was executing when the bus error occurred, but may be advanced by as many as five words. This incrementing is caused by the prefetch mechanism on the MC68010 that always fetches a new instruction word as each previously fetched instruction word is used. However, enough information is placed on the stack for the bus error exception handler to determine why the bus fault occurred. This additional information includes the address being accessed, the function codes for the access, whether it was a read or a write access, and the internal register included in the transfer. The fault address can be used by an operating system to determine what virtual memory location is needed so that the requested data can be brought into physical memory. The RTE instruction is used to reload the internal state of the processor at the time of the fault. The faulted bus cycle is then rerun, and the suspended instruction is completed. If the faulted bus cycle is a read-modify-write, the entire cycle is rerun, whether the fault occurred during the read or the write operation.

An alternate method of handling a bus error is to complete the faulted access in software. Using this method requires the special status word, the instruction input buffer, the data input buffer, and the data output buffer image. The format of the special status word is

MOTOROLA

For More Information On This Product, Go to: www.freescale.com



the handler routine. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

Exception	Periods
Address Error	50 (4/7)
Bus Error	50 (4/7)
CHK Instruction	40 (4/3)+
Divide by Zero	38 (4/3)+
Illegal Instruction	34 (4/3)
Interrupt	44 (5/3)*
Privilege Violation	34 (4/3)
RESET **	40 (6/0)
Trace	34 (4/3)
TRAP Instruction	34 (4/3)
TRAPV Instruction	34 (5/3)

Table 8-14. Exception ProcessingExecution Times

+ Add effective address calculation time.

* The interrupt acknowledge cycle is assumed to take four clock periods.

** Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution starts.



		Loop Continued			Loop Terminated						
		Valid Count cc False			Valid	Count cc T	rue	Ex	pired Coun	t	
Instruction	Size	(An)	(An)+	–(An)	(An)	(An)+	–(An)	(An)	(An)+	–(An)	
ASR, ASL	Word	18 (1/1)	18 (1/1)	20 (1/1)	24 (3/1)	24 (3/1)	26 (3/1)	22 (3/1)	22 (3/1)	24 (3/1)	
LSR, LSL	Word	18 (1/1)	18 (1/1)	20 (1/1)	24 (3/1)	24 (3/1)	26 (3/1)	22 (3/1)	22 (3/1)	24 (3/1)	
ROR, ROL	Word	18 (1/1)	18 (1/1)	20 (1/1)	24 (3/1)	24 (3/1)	26 (3/1)	22 (3/1)	22 (3/1)	24 (3/1)	
ROXR, ROXL	Word	18 (1/1)	18 (1/1)	20 (1/1)	24 (3/1)	24 (3/1)	26 (3/1)	22 (3/1)	22 (3/1)	24 (3/1)	

 Table 9-13. Shift/Rotate Instruction Loop Mode Execution Times

9.7 BIT MANIPULATION INSTRUCTION EXECUTION TIMES

Table 9-14 lists the timing data for the bit manipulation instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

		Dyna	amic	Sta	ntic
Instruction	Size	Register	Memory	Register	Memory
BCHG	Byte	_	8 (1/1)+	—	12 (2/1)+
	Long	8 (1/0)*	—	12 (2/0)*	—
BCLR	Byte	—	10 (1/1)+	—	14 (2/1)+
	Long	10 (1/0)*	_	14 (2/0)*	_
BSET	Byte		8 (1/1)+	_	12 (2/1)+
	Long	8 (1/0)*	—	12 (2/0)*	_
BTST	Byte	_	4 (1/0)+	_	8 (2/0)+
	Long	6 (1/0)*	_	10 (2/0)	_

 Table 9-14. Bit Manipulation Instruction Execution Times

+Add effective address calculation time.

* Indicates maximum value; data addressing mode only.

9.8 CONDITIONAL INSTRUCTION EXECUTION TIMES

Table 9-15 lists the timing data for the conditional instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format.



Num	Characteristic	8 N	/Hz*	10 MHz* 12		12.5	MHz*	16.67 1	7 MHz 2F	16	MHz	20 N	ſHz♥	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Мах	Min	Max	
47 ⁵	Asynchronous Input Setup Time	10	—	10		10		10		5	_	5		ns
48 ^{2, 3}	BERR Asserted to DTACK Asserted	20	—	20	_	20	_	10		10	—	10	_	ns
48 ^{2,3,5}	DTACK Asserted to BERR Asserted (MC68010 Only)	—	80	—	55	—	35	—	—	—	—	—	—	ns
49 ⁹	$\overline{\text{AS}}$, $\overline{\text{DS}}$, Negated to E Low	-70	70	-55	55	-45	45	-35	35	-35	35	-30	30	ns
50	E Width High	450		350		280	_	220	_	220	_	190		ns
51	E Width Low	700	_	550	—	440	—	340		340	—	290		ns
53	Data-Out Hold from Clock High	0	—	0	_	0	_	0		0	—	0	_	ns
54	E Low to Data-Out Invalid	30	—	20	—	15	_	10		10	_	5		ns
55	R/₩ Asserted to Data Bus Impedance Change	30	—	20	_	10	_	0	—	0	—	0	—	ns
56 ⁴	HALT (RESET Pulse Width	10	_	10	_	10	_	10	_	10	_	10	_	clks
57	\overrightarrow{BGACK} Negated to \overrightarrow{AS} , \overrightarrow{DS} , $\overrightarrow{R/W}$ Driven	1.5	—	1.5	—	1.5	—	1.5	-	1.5	—	1.5	_	clks
57A	BGACK Negated to FC, VMA Driven	1	—	1	—	1	—	1	—	1	—	1	—	clks
58 ⁷	$\overline{\text{BR}}$ Negated to $\overline{\text{AS}}$, $\overline{\text{DS}}$, $\text{R}/\overline{\text{W}}$ Driven	1.5	_	1.5	_	1.5		1.5	—	1.5	—	1.5	_	clks
58A ⁷	BR Negated to FC, AS Driven	1		1	_	1	_	1	_	1	_	1	_	clks

*These specifications represent improvement over previously published specifications for the 8-, 10-, and 12.5-MHz MC68000 and are valid only for product bearing date codes of 8827 and later.

** This frequency applies only to MC68HC000 and MC68HC001.

NOTES:

- 1. For a loading capacitance of less than or equal to 50 pF, subtract 5 ns from the value given in the maximum columns.
- 2. Actual value depends on clock period.
- 3. If #47 is satisfied for both DTACK and BERR, #48 may be ignored. In the absence of DTACK, BERR is an asynchronous input using the asynchronous input setup time (#47).
- 4. For power-up, the MC68000 must be held in the reset state for 100 ms to allow stabilization of on-chip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the processor.
- 5. If the asynchronous input setup time (#47) requirement is satisfied for DTACK, the DTACK asserted to data setup time (#31) requirement can be ignored. The data must only satisfy the data-in to clock low setup time (#27) for the following clock cycle.
- 6. When \overline{AS} and R/W are equally loaded (±20;pc), subtract 5 ns from the values given in these columns.
- 7. The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.
- 8. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may be reasserted.
- 9. The falling edge of S6 triggers both the negation of the strobes (AS and DS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of E.
- 10. 245 ns for the MC68008.
- 11. 50 ns for the MC68008
- 12. 50 ns for the MC68008.





NOTES:

- 1. Setup time for the asynchronous inputs IPL2–IPL0 and AVEC (#47) guarantees their recognition at the next falling edge of the clock.
- 2. BR need fall at this time only to insure being recognized at the end of the bus cycle.
- 3. Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall is linear between 0.8 V and 2.0 V.

Figure 10-4. Read Cycle Timing Diagram

(Applies To All Processors Except The MC68EC000)

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL For More Information On This Product, Go to: www.freescale.com





- NOTES:
 1. Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall is linear between 0.8 V and 2.0 V.
 2. Because of loading variations, R/W may be valid after AS even though both are initiated by the rising edge of S2 (specification #20A).

Figure 10-5. Write Cycle Timing Diagram

(Applies To All Processors Except The MC68EC000)

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL For More Information On This Product, Go to: www.freescale.com

MOTOROLA





NOTE: Setup time to the clock (#47) for the asynchronous inputs BERR, BGACK, BR, DTACK, IPL2-IPL0, and VPA guarantees their recognition at the next falling edge of the clock.

Figure 10-7. Bus Arbitration Timing (Applies To All Processors Except The MC68EC000)





NOTES: Waveform measurements for all inputs and outputs are specified at: logic high 2.0 V, logic low = 0.8 V. 1. MC68008 52-Pin Version only.

Figure 10-9. Bus Arbitration Timing — Idle Bus Case

(Applies To All Processors Except The MC68EC000)





NOTES:

- 1. DIMENSIONS A AND B ARE DATUMS.
- 2. -T- IS SEATING PLANE.
- 3. POSITIONAL TOLERANCE FOR LEADS (DIMENSION D):
 - ⊕Ø 0.25 (0.010)∭T A∰ B ∭
- 4. DIMENSION B DOES NOT INCLUDEMOLD FLASH. 5. DIMENSION L IS TO CENTER OF LEADS WHEN FORMED
- PARALLEL. 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
А	81.16	81.91	3.195	3.225
В	20.17	20.57	0.790	0.810
С	4.83	5.84	0.190	0.230
D	0.33	0.53	0.013	0.021
F	1.27	1.77	0.050	0.070
G	2.54	BSC	0.100	BSC
J	0.20	0.38	0.008	0.015
Κ	3.05	3.55	0.120	0.140
L	22.86	BSC	0.9 00) BSC
М	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

Figure 11-10. Case 754-01—R and P Suffix