# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	EC000
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	10MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.21x24.21)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc001cei10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# LIST OF ILLUSTRATIONS

Figure Number

2-1	User Programmer's Model	2-2
2-2	Supervisor Programmer's Model Supplement	2-2
2-3	Supervisor Programmer's Model Supplement (MC68010)	2-3
2-4	Status Register	2-3
2-5	Word Organization In Memory	2-6
2-6	Data Organization In Memory	2-7
2-7	Memory Data Organization (MC68008)	2-3
3-1	Input and Output Signals (MC68000, MC68HC000, MC68010)	3-1
3-2	Input and Output Signals (MC68HC001)	3-2
3-3	Input and Output Signals (MC68EC000)	3-2
3-4	Input and Output Signals (MC68008 48-Pin Version)	3-3
3-5	Input and Output Signals (MC68008 52-Pin Version)	3-3
4-1	Byte Read-Cycle Flowchart	4-2
4-2	Read and Write-Cycle Timing Diagram	4-2
4-3	Byte Write-Cycle Flowchart	4-4
4-4	Write-Cycle Timing Diagram	4-4
4-5	Read-Modify-Write Cycle Flowchart	4-6
4-6	Read-Modify-Write Cycle Timing Diagram.	4-7
5-1 5-2 5-3 5-4 5-5 5-6 5-7 5-8 5-9 5-10 5-11 5-12 5-13	Word Read-Cycle Flowchart Byte Read-Cycle Flowchart Read and Write-Cycle Timing Diagram Word and Byte Read-Cycle Timing Diagram Word Write-Cycle Flowchart Byte Write-Cycle Flowchart Word and Byte Write-Cycle Timing Diagram Read-Modify-Write Cycle Flowchart Read-Modify-Write Cycle Flowchart CPU Space Address Encoding Interrupt Acknowledge Cycle Timing Diagram	5-2 5-3 5-3 5-5 5-5 5-6 5-7 5-8 5-9 5-10 5-11
5-12 5-13 5-14	Breakpoint Acknowledge Cycle Timing Diagram	5-11 5-12 5-13

M68000 USER'S MANUAL



# LIST OF TABLES (Concluded)

Table Number	Title	Page Number
8-5	Standard Instruction Execution Times	
8-6	Immediate Instruction Execution Times	8-5
8-7	Single Operand Instruction Execution Times	8-6
8-8	Shift/Rotate Instruction Execution Times	8-6
8-9	Bit Manipulation Instruction Execution Times	8-7
8-10	Conditional Instruction Execution Times	8-7
8-11	JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times	8-8
8-12	Multiprecision Instruction Execution Times	8-9
8-13	Miscellaneous Instruction Execution Times	8-10
8-14	Move Peripheral Instruction Execution Times	8-10
8-15	Exception Processing Instruction Execution Times	8-11
9-1	Effective Address Calculation Times	9-2
9-2	Move Byte and Word Instruction Execution Times	
9-3	Move Byte and Word Instruction Loop Mode Execution Times	9-3
9-4	Move Long Instruction Execution Times	
9-5	Move Long Instruction Loop Mode Execution Times	
9-6	Standard Instruction Execution Times	
9-7	Standard Instruction Loop Mode Execution Times	
9-8	Immediate Instruction Execution Times	
9-9	Single Operand Instruction Execution Times	9-7
9-10	Clear Instruction Execution Times	
9-11	Single Operand Instruction Loop Mode Execution Times	
9-12	Shift/Rotate Instruction Execution Times	
9-13	Shift/Rotate Instruction Loop Mode Execution Times	
9-14	Bit Manipulation Instruction Execution Times	
9-15	Conditional Instruction Execution Times	
9-16	JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times	
9-17	Multiprecision Instruction Execution Times	9-11
9-18	Miscellaneous Instruction Execution Times	9-12
9-19	Exception Processing Instruction Execution Times	9-13
10-1	Power Dissipation and Junction Temperature vs Temperature	
10-2	$(\theta JC = \theta JA)$ Power Dissipation and Junction Temperature vs Temperature	10-4
	$(\theta JC = \theta JC)$	10-4
A-1	MC68010 Loop Mode Instructions	A-3

xvi





Figure 2-1. User Programmer's Model (MC68000/MC68HC000/MC68008/MC68010)

# 2.1.2 Supervisor Programmer's Model

The supervisor programmer's model consists of supplementary registers used in the supervisor mode. The M68000 MPUs contain identical supervisor mode register resources, which are shown in Figure 2-2, including the status register (high-order byte) and the supervisor stack pointer (SSP/A7').



Figure 2-2. Supervisor Programmer's Model Supplement

The supervisor programmer's model supplement of the MC68010 is shown in Figure 2-3. In addition to the supervisor stack pointer and status register, it includes the vector base register (VRB) and the alternate function code registers (AFC). The VBR is used to determine the location of the exception vector table in memory to support multiple vector

M68000 8-/16-/32-BIT MICROPROCESSOR USER'S MANUAL MOTOROLA









Figure 4-4. Write-Cycle Timing Diagram





Figure 5-17. External Asynchronous Signal Synchronization

Bus arbitration control is implemented with a finite-state machine. State diagram (a) in Figure 5-18 applies to all processors using 3-wire bus arbitration and state diagram (b) applies to processors using 2-wire bus arbitration, in which BGACK is permanently negated internally or externally. The same finite-state machine is used, but it is effectively a two-state machine because BGACK is always negated.

In Figure 5-18, input signals R and A are the internally synchronized versions of  $\overline{BR}$  and  $\overline{BGACK}$ . The  $\overline{BG}$  output is shown as G, and the internal three-state control signal is shown as T. If T is true, the address, data, and control buses are placed in the high-impedance state when  $\overline{AS}$  is negated. All signals are shown in positive logic (active high), regardless of their true active voltage level. State changes (valid outputs) occur on the next rising edge of the clock after the internal signal is valid.

A timing diagram of the bus arbitration sequence during a processor bus cycle is shown in Figure 5-19. The bus arbitration timing while the bus is inactive (e.g., the processor is performing internal operations for a multiply instruction) is shown in Figure 5-20.

When a bus request is made after the MPU has begun a bus cycle and before  $\overline{AS}$  has been asserted (S0), the special sequence shown in Figure 5-21 applies. Instead of being asserted on the next rising edge of clock,  $\overline{BG}$  is delayed until the second rising edge following its internal assertion.





Figure 5-21. 3-Wire Bus Arbitration Timing Diagram—Special Case





Figure 5-23. 2-Wire Bus Arbitration Timing Diagram—Bus Inactive



4. For an MC68010, return DTACK before data verification. If data is invalid, assert BERR on the next clock cycle (case 4).

Conditions of Termination in		Negated on Rising Edge of State			
Table 4-4   Control Signal   N   N+2		Results—Next Cycle			
Bus Error	BERR HALT	• •	or or	•	Takes bus error trap.
Rerun	BERR HALT	•	or	•	Illegal sequence; usually traps to vector number 0.
Rerun	BERR HALT	•		•	Reruns the bus cycle.
Normal	BERR HALT	•	or	•	May lengthen next cycle.
Normal	BERR HALT	•	or	none	If next cycle is started, it will be terminated as a bus error.

Table 5-6.	<b>BERR</b> and	HALT	Negation	Results
------------	-----------------	------	----------	---------

• = Signal is negated in this bus state.

# **5.7 ASYNCHRONOUS OPERATION**

To achieve clock frequency independence at a system level, the bus can be operated in an asynchronous manner. Asynchronous bus operation uses the bus handshake signals to control the transfer of data. The handshake signals are AS, UDS, LDS, DS (MC68008 only), DTACK, BERR, HALT, AVEC (MC68EC000 only), and VPA (only for M6800 peripheral cycles). AS indicates the start of the bus cycle, and UDS, LDS, and DS signal valid data for a write cycle. After placing the requested data on the data bus (read cycle) or latching the data (write cycle), the slave device (memory or peripheral) asserts DTACK to terminate the bus cycle. If no device responds or if the access is invalid, external control logic asserts BERR, or BERR and HALT, to abort or retry the cycle. Figure 5-31 shows the use of the bus handshake signals in a fully asynchronous read cycle. Figure 5-32 shows a fully asynchronous write cycle.



Figure 5-31. Fully Asynchronous Read Cycle



The privilege mode is a mechanism for providing security in a computer system. Programs should access only their own code and data areas and should be restricted from accessing information that they do not need and must not modify. The operating system executes in the supervisor mode, allowing it to access all resources required to perform the overhead tasks for the user mode programs. Most programs execute in user mode, in which the accesses are controlled and the effects on other parts of the system are limited.

# 6.1.1 Supervisor Mode

The supervisor mode has the higher level of privilege. The mode of the processor is determined by the S bit of the status register; if the S bit is set, the processor is in the supervisor mode. All instructions can be executed in the supervisor mode. The bus cycles generated by instructions executed in the supervisor mode are classified as supervisor references. While the processor is in the supervisor mode, those instructions that use either the system stack pointer implicitly or address register seven explicitly access the SSP.

# 6.1.2 User Mode

The user mode has the lower level of privilege. If the S bit of the status register is clear, the processor is executing instructions in the user mode.

Most instructions execute identically in either mode. However, some instructions having important system effects are designated privileged. For example, user programs are not permitted to execute the STOP instruction or the RESET instruction. To ensure that a user program cannot enter the supervisor mode except in a controlled manner, the instructions that modify the entire status register are privileged. To aid in debugging systems software, the move to user stack pointer (MOVE to USP) and move from user stack pointer (MOVE from USP) instructions are privileged.

### NOTE

To implement virtual machine concepts in the MC68010, the move from status register (MOVE from SR), move to/from control register (MOVEC), and move alternate address space (MOVES) instructions are also privileged.

The bus cycles generated by an instruction executed in user mode are classified as user references. Classifying a bus cycle as a user reference allows an external memory management device to translate the addresses of and control access to protected portions of the address space. While the processor is in the user mode, those instructions that use either the system stack pointer implicitly or address register seven explicitly access the USP.

# 6.1.3 Privilege Mode Changes

Once the processor is in the user mode and executing instructions, only exception processing can change the privilege mode. During exception processing, the current state of the S bit of the status register is saved, and the S bit is set, putting the processor in the



Vectors I	Numbers	Address			
Hex	Decimal	Dec	Hex	Space <sup>6</sup>	Assignment
0	0	0	000	SP	Reset: Initial SSP <sup>2</sup>
1	1	4	004	SP	Reset: Initial PC <sup>2</sup>
2	2	8	008	SD	Bus Error
3	3	12	00C	SD	Address Error
4	4	16	010	SD	Illegal Instruction
5	5	20	014	SD	Zero Divide
6	6	24	018	SD	CHK Instruction
7	7	28	01C	SD	TRAPV Instruction
8	8	32	020	SD	Privilege Violation
9	9	36	024	SD	Trace
А	10	40	028	SD	Line 1010 Emulator
В	11	44	02C	SD	Line 1111 Emulator
С	12 <sup>1</sup>	48	030	SD	(Unassigned, Reserved)
D	13 <sup>1</sup>	52	034	SD	(Unassigned, Reserved)
E	14	56	038	SD	Format Error <sup>5</sup>
F	15	60	03C	SD	Uninitialized Interrupt Vector
10–17	16–23 <sup>1</sup>	64	040	SD	(Unassigned, Reserved)
		92	05C		_
18	24	96	060	SD	Spurious Interrupt <sup>3</sup>
19	25	100	064	SD	Level 1 Interrupt Autovector
1A	26	104	068	SD	Level 2 Interrupt Autovector
1B	27	108	06C	SD	Level 3 Interrupt Autovector
1C	28	112	070	SD	Level 4 Interrupt Autovector
1D	29	116	074	SD	Level 5 Interrupt Autovector
1E	30	120	078	SD	Level 6 Interrupt Autovector
1F	31	124	07C	SD	Level 7 Interrupt Autovector
20–2F	32–47	128	080	SD	TRAP Instruction Vectors <sup>4</sup>
		188	0BC		—
30–3F	48–63 <sup>1</sup>	192	0C0	SD	(Unassigned, Reserved)
		255	0FF		
40–FF	64–255	256	100	SD	User Interrupt Vectors
		1020	3FC		

#### Table 6-2. Exception Vector Assignment

NOTES:

1. Vector numbers 12, 13, 16–23, and 48–63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.

- 2. Reset vector (0) requires four words, unlike the other vectors which only require two words, and is located in the supervisor program space.
- 3. The spurious interrupt vector is taken when there is a bus error indication during interrupt processing.
- 4. TRAP #n uses vector number 32+ n.
- 5. MC68010 only. This vector is unassigned, reserved on the MC68000 and MC68008.
- 6. SP denotes supervisor program space, and SD denotes supervisor data space.

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL





Figure 6-5. Group 1 and 2 Exception Stack Frame (MC68000, MC68HC000, MC68HC001, MC68EC000, and MC68008)



Figure 6-6. MC68010 Stack Frame

Format Code	Stacked Information
0000	Short Format (4 Words)
1000	Long Format (29 Words)
All Others	Unassigned, Reserved

Table 6-4. MC68010 Format Codes

# 6.2.5 Exception Processing Sequence

In the first step of exception processing, an internal copy is made of the status register. After the copy is made, the S bit of the status register is set, putting the processor into the supervisor mode. Also, the T bit is cleared, which allows the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated appropriately.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor bus cycle classified as an interrupt acknowledge cycle. For all other exceptions, internal logic provides the vector number. This vector number is then used to calculate the address of the exception vector.

The third step, except for the reset exception, is to save the current processor status. (The reset exception does not save the context and skips this step.) The current program counter value and the saved copy of the status register are stacked using the SSP. The stacked program counter value usually points to the next unexecuted instruction. However, for bus error and address error, the value stacked for the program counter is unpredictable and may be incremented from the address of the instruction that caused the error. Group 1 and 2 exceptions use a short format exception stack frame (format = 0000 on the MC68010). Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. The instruction at the address in the exception vector is fetched, and normal instruction decoding and execution is started.

# 6.3 PROCESSING OF SPECIFIC EXCEPTIONS

The exceptions are classified according to their sources, and each type is processed differently. The following paragraphs describe in detail the types of exceptions and the processing of each type.

# 6.3.1 Reset

The reset exception corresponds to the highest exception level. The processing of the reset exception is performed for system initiation and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The

MOTOROLA

M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL

6-11



A signed divide (DIVS) or unsigned divide (DIVU) instruction forces an exception if a division operation is attempted with a divisor of zero.

### 6.3.6 Illegal and Unimplemented Instructions

Illegal instruction is the term used to refer to any of the word bit patterns that do not match the bit pattern of the first word of a legal M68000 instruction. If such an instruction is fetched, an illegal instruction exception occurs. Motorola reserves the right to define instructions using the opcodes of any of the illegal instructions. Three bit patterns always force an illegal instruction trap on all M68000-Family-compatible microprocessors. The patterns are: \$4AFA, \$4AFB, and \$4AFC. Two of the patterns, \$4AFA and \$4AFB, are reserved for Motorola system products. The third pattern, \$4AFC, is reserved for customer use (as the take illegal instruction trap (ILLEGAL) instruction).

### NOTE

In addition to the previously defined illegal instruction opcodes, the MC68010 defines eight breakpoint (BKPT) instructions with the bit patterns \$4848–\$484F. These instructions cause the processor to enter illegal instruction exception processing as usual. However, a breakpoint acknowledge bus cycle, in which the function code lines (FC2–FC0) are high and the address lines are all low, is also executed before the stacking operations are performed. The processor does not accept or send any data during this cycle. Whether the breakpoint acknowledge cycle is terminated with a DTACK, BERR, or VPA signal, the processor continues with the illegal instruction processing. The purpose of this cycle is to provide a software breakpoint that signals to external hardware when it is executed.

Word patterns with bits 15–12 equaling 1010 or 1111 are distinguished as unimplemented instructions, and separate exception vectors are assigned to these patterns to permit efficient emulation. Opcodes beginning with bit patterns equaling 1111 (line F) are implemented in the MC68020 and beyond as coprocessor instructions. These separate vectors allow the operating system to emulate unimplemented instructions in software.

Exception processing for illegal instructions is similar to that for traps. After the instruction is fetched and decoding is attempted, the processor determines that execution of an illegal instruction is being attempted and starts exception processing. The exception stack frame for group 2 is then pushed on the supervisor stack, and the illegal instruction vector is fetched.





NOTE: The stack pointer is decremented by 29 words, although only 26 words of information are actually written to memory. The three additional words are reserved for future use by Motorola.

# Figure 6-8. Exception Stack Order (Bus and Address Error)

The value of the saved program counter does not necessarily point to the instruction that was executing when the bus error occurred, but may be advanced by as many as five words. This incrementing is caused by the prefetch mechanism on the MC68010 that always fetches a new instruction word as each previously fetched instruction word is used. However, enough information is placed on the stack for the bus error exception handler to determine why the bus fault occurred. This additional information includes the address being accessed, the function codes for the access, whether it was a read or a write access, and the internal register included in the transfer. The fault address can be used by an operating system to determine what virtual memory location is needed so that the requested data can be brought into physical memory. The RTE instruction is used to reload the internal state of the processor at the time of the fault. The faulted bus cycle is then rerun, and the suspended instruction is completed. If the faulted bus cycle is a read-modify-write, the entire cycle is rerun, whether the fault occurred during the read or the write operation.

An alternate method of handling a bus error is to complete the faulted access in software. Using this method requires the special status word, the instruction input buffer, the data input buffer, and the data output buffer image. The format of the special status word is

MOTOROLA



### 7.7 BIT MANIPULATION INSTRUCTION EXECUTION TIMES

Table 7-9 lists the timing data for the bit manipulation instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

		Dyna	amic	Static				
Instruction	Size	Register	Memory	Register	Memory			
BCHG	Byte Long	<b>12</b> (2/0)*	<b>12</b> (2/1)+	<b>20</b> (4/0)*	<b>20</b> (4/1)+			
BCLR	Byte Long	<b>14</b> (2/0)*	<b>12</b> (2/1)+	<b>22</b> (4/0)*	<b>20</b> (4/1)+			
BSET	Byte Long	<b>12</b> (2/0)*	<b>12</b> (2/1)+	<b>20</b> (4/0)*	<b>20</b> (4/1)+			
BTST	Byte Long	<b>10</b> (2/0)	8(2/0)+	<b>18</b> (4/0)	<b>16</b> (4/0)+			

Table 7-9. Bit Manipulation Instruction Execution Times

+Add effective address calculation time.

\* Indicates maximum value; data addressing mode only.

## **7.8 CONDITIONAL INSTRUCTION EXECUTION TIMES**

Table 7-10 lists the timing data for the conditional instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

Instruction	Displacement	Trap or Branch Taken	Trap or Branch Not Taken
Bcc	Byte Word	<b>18</b> (4/0) <b>18</b> (4/0)	<b>12</b> (2/0) <b>20</b> (4/0)
BRA	Byte Word	<b>18</b> (4/0) <b>18</b> (4/0)	_
BSR	Byte Word	<b>34</b> (4/4) <b>34</b> (4/4)	_
DBcc	CC True CC False	<b>18</b> (4/0)	<b>20</b> (4/0) <b>26</b> (6/0)
СНК	_	<b>68</b> (8/6)+*	14(2/0)
TRAP	_	<b>62</b> (8/6)	_
TRAPV	—	<b>66</b> (10/6)	<b>8</b> (2/0)

 Table 7-10. Conditional Instruction Execution Times

+Add effective address calculation time for word operand.

\* Indicates maximum base value.



# **10.7 DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}$ = 5.0 VDC±5%; GND=0 VDC; $T_A$ = $T_L$

TO T <sub>H</sub> ) (Applies To All Proce	essors Except The MC68EC000)
---	------------------------------

	Characteristic	Symbol	Min	Max	Unit
Input High Voltage		VIH	2.0	VCC	V
Input Low Voltage		VIL	GND-0.3	0.8	V
Input Leakage Current @ 5.25 V	BERR, BGACK, BR, DTACK, CLK, IPL0—IPL2, VPA MODE, HALT, RESET	IN	—	2.5 20	μA
Three-State (Off State) Ir @ 2.4 V/0.4 V	nput Current $\overline{AS}$ , A0—A23, D0—D15, FC0–FC2, LDS, R/W, UDS, VMA	ITSI	—	20	μΑ
Output High Voltage	E, <del>AS</del> , A0–A23, <del>BG</del> , D0–D15, FC0–FC2, LDS, R/W, UDS, VMA	VOH	V <sub>CC</sub> -0.75	_	V
Output Low Voltage $(I_{OL} = 1.6 \text{ mA})$ $(I_{OL} = 3.2 \text{ mA})$ $(I_{OL} = 5.0 \text{ mA})$ $(I_{OL} = 5.3 \text{ mA})$ Current Dissipation*	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	V <sub>OL</sub>		0.5 0.5 0.5 25 30 35 50 70	V mA
Power Dissipation	f = 8 MHz f = 10 MHz f = 12.5 MHz f = 16.67 MHz f = 20 MHz	PD	_	0.13 0.16 0.19 0.26 0.38	W
Capacitance ( $V_{in} = 0 V$ ,	T <sub>A</sub> =25°C, Frequency=1 MHz)**	C <sub>in</sub>	—	20.0	pF
Load Capacitance	HALT All Others	CL	—	70 130	pF

\* Current listed are with no loading.

\*\* Capacitance is periodically sampled rather than 100% tested.

# 10.8 AC ELECTRICAL SPECIFICATIONS — CLOCK TIMING (See Figure 10-3)

(Applies To All Processors Except The MC68EC000)

Num	Characteristic	8 N	1Hz*	10 N	//Hz*	12.5	MHz*	16.67 12	′ MHz 2F	16	MHz	20 N	/HZ**	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
	Frequency of Operation	4.0	8.0	4.0	10.0	4.0	12.5	8.0	16.7	8.0	16.7	8.0	20.0	MHz
1	Cycle Time	125	250	100	250	80	250	60	125	60	125	50	125	ns
2,3	Clock Pulse Width (Measured from 1.5 V to 1.5 V for 12F)	55 55	125 125	45 45	125 125	35 35	125 125	27 27	62.5 62.5	27 27	62.5 62.5	21 21	62.5 62.5	ns
4,5	Clock Rise and Fall Times		10 10	_	10 10	_	5 5	_	5 5	_	5 5	_	4 4	ns

\*These specifications represent an improvement over previously published specifications for the 8-, 10-, and 12.5-

MHz MC68000 and are valid only for product bearing date codes of 8827 and later.

\*\*This frequency applies only to MC68HC000 and MC68EC000 parts.



Num	Characteristic	8 N	/IHz*	10	MHz*	12.5	MHz*	16.6 <sup>-</sup> 1	7 MHz 2F	16	MHz	20 N	/lHz <sup>●</sup>	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
26 <sup>2</sup>	Data-Out Valid to $\overline{\text{DS}}$ Asserted (Write)	40	—	30	—	20	—	15	—	15	—	10	—	ns
27 <sup>5</sup>	Data-In Valid to Clock Low (Setup Time on Read)	10	—	10	—	10	—	7	—	5	—	5	—	ns
27A <sup>5</sup>	Late BERR Asserted to Clock Low (setup Time)	45	—	45	—	45	—	—	—	—	—	—	—	ns
28 <sup>2</sup>	AS, DS Negated to DTACK Negated (Asynchronous Hold)	0	240 <sup>1</sup> 1	0	190	0	150	0	110	0	110	0	95	ns
28A	AS, DS Negated to Data-In High Impedance	_	187	—	150	—	120	_	110	—	110		95	ns
29	AS, DS Negated to Data-In Invalid (Hold Time on Read)	0	—	0	—	0	—	0	—	0	—	0	—	ns
29A	AS, DS Negated to Data-In High Impedance	—	187	—	150	—	120	—	90	—	90	—	75	ns
30	AS, DS) Negated to BERR	0	—	0	—	0	—	0	—	0	—	0	—	ns
31 <sup>2,5</sup>	DTACK Asserted to Data-In Valid (Setup Time)	_	90	_	65	_	50	_	40	_	50	—	42	ns
32	HALT) and RESET Input Transition Time	0	200	0	200	0	200	0	150	—	150	0	150	ns
33	Clock High to BG Asserted	_	62		50		40	_	40	0	30	0	25	ns
34	Clock High to BG Negated	_	62		50		40	_	40	0	30	0	25	ns
35	BR Asserted to BG Asserted	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks
36 <sup>7</sup>	BR Negated to BG Negated	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks
37	BGACK Asserted to BG Negated	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks
37A <sup>8</sup>	BGACK Asserted to BR Negated	20	1.5 Clks	20	1.5 Clks	20	1.5 Clks	10	1.5 Clks	10	1.5 Clks	10	1.5 Clks	ns
38	BG Asserted to Control, Address, Data Bus High Impedance (AS Negated)	_	80	_	70	_	60	_	50	_	50	_	42	ns
39	BG Width Negated	1.5	—	1.5	—	1.5		1.5	—	1.5	—	1.5		clks
40	Clock Low to VMA Asserted	_	70		70		70	_	50		50	_	40	ns
41	Clock Low to E Transition	_	55 <sup>12</sup>		45	_	35	_	35		35	_	30	ns
42	E Output Rise and Fall Time	_	15		15		15	_	15		15	_	12	ns
43	VMA Asserted to E High	200	—	150		90		80		80	—	60		ns
44	AS, DS Negated to VPA Negated	0	120	0	90	0	70	0	50	0	50	0	42	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	30	—	10	—	10	—	10	—	10	—	10	—	ns
46	BGACK Width Low	1.5		1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns





NOTES: Waveform measurements for all inputs and outputs are specified at: logic high 2.0 V, logic low = 0.8 V. 1. MC68008 52-Pin Version only.

### Figure 10-11. Bus Arbitration Timing — Multiple Bus Request

(Applies To All Processors Except The MC68EC000)





- DIMENSION "AND "B" DOES NOT INCLUDE MOLD FLASH, MAXIMUM MOLD FLASH 0.25 (0.010).
   DIMENSION "L" IS TO CENTER OF LEADS WHEN FORMED
- PARALLEL. 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982. 6. CONTROLLING DIMENSION: INCH.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	61.34	62.10	2.415	2.445		
В	13.72	14.22	0.540	0.560		
С	3.94	5.08	0.155	0.200		
D	0.36	0.55	0.014	0.022		
F	1.02	1.52	0.040	0.060		
G	2.54	BSC	0.100 BSC			
Н	1.79	BSC	0.070 BSC			
J	0.20	0.38	0.008	0.015		
Κ	2.92	3.81	0.115	0.135		
L	15.24 BSC		0.600 BSC			
М	0°	15°	0°	15°		
Ν	N 0.51 1		0.020	0.040		

### Figure 11-8. Case 767-02—P Suffix





NOTES:
1. DIMENSION -A- IS DATUM.
2. POSTIONAL TOLERANCE FOR LEADS:
⊕Ø 0.25 (0.010)∭T AM
3T- IS SEATING PLANE
4. DIMENSION "L" TO CENTER OF LEADS
WHEN FORMED PARALLEL.
5. DIMENSIONING AND TOLERANCING PER
ANSI Y14 5, 1973

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	80.52	82.04	3.170	3.230		
В	22.25	22.96	0.876	0.904		
С	3.05	4.32	0.120	0.160		
D	0.38	0.53	0.015	0.021		
F	.76	1.40	0.030	0.055		
G	2.54	BSC	0.100 BSC			
J	0.20	0.33	0.008	0.013		
K	2.54	4.19	0.100	0.165		
L	22.61	23.11	0.890	0.910		
М	0°	10°	0°	10°		
Ν	1.02	1.52	0.040	0.060		

Figure 11-9. Case 746-01—LC Suffix