

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Obsolete
Core Processor	C166SV2
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, EBI/EMI, SPI, UART/USART
Peripherals	PWM, WDT
Number of I/O	47
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 2.7V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc164km-16f20f-ba

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **Table of Contents**

# **Table of Contents**

1	Summary of Features 4
<b>2</b> 2.1	General Device Information       7         Pin Configuration and Definition       8
3	Functional Description
3.1	Memory Subsystem and Organization 15
3.2	Central Processing Unit (CPU) 18
3.3	Interrupt System
3.4	On-Chip Debug Support (OCDS) 25
3.5	Capture/Compare Unit (CAPCOM2) 26
3.6	General Purpose Timer (GPT12E) Unit
3.7	Real Time Clock
3.8	Asynchronous/Synchronous Serial Interfaces (ASC0/ASC1)
3.9	High Speed Synchronous Serial Channels (SSC0/SSC1)
3.10	TwinCAN Module
3.11	LXBus Controller (EBC)
3.12	Watchdog Timer
3.13	Clock Generation
3.14	Parallel Ports
3.15	Power Management
3.16	Instruction Set Summary 42
4	Electrical Parameters
4.1	General Parameters
4.2	DC Parameters
4.3	AC Parameters
4.3.1	Definition of Internal Timing 53
4.3.2	On-chip Flash Operation
4.3.3	External Clock Drive XTAL1 58
5	Package and Reliability
5.1	Packaging
5.2	Flash Memory Parameters 61



#### **Summary of Features**

	Table 1	XC164KM Derivativ	ve Synopsis
--	---------	-------------------	-------------

Derivative <sup>1)</sup>	Temp. Range	Program Memory	On-Chip RAM	Interfaces
SAF-XC164KM-16F40F SAF-XC164KM-16F20F	-40 to 85 °C	128 Kbytes Flash	2 Kbytes DPRAM, 4 Kbytes DSRAM, 2 Kbytes PSRAM	ASC0, ASC1, SSC0, SSC1, CAN0, CAN1
SAF-XC164KM-8F40F SAF-XC164KM-8F20F	-40 to 85 °C	64 Kbytes Flash	2 Kbytes DPRAM, 2 Kbytes DSRAM, 2 Kbytes PSRAM	ASC0, ASC1, SSC0, SSC1, CAN0, CAN1
SAF-XC164KM-4F40F SAF-XC164KM-4F20F	-40 to 85 °C	32 Kbytes Flash	2 Kbytes DPRAM, 2 Kbytes PSRAM	ASC0, ASC1, SSC0, SSC1, CAN0, CAN1

 This Data Sheet is valid for: devices starting with and including design step BA for the -16F derivatives, and for devices starting with and including design step AA for -4F/8F derivatives.



#### **General Device Information**

Table 2	Pin Definitions and Functions						
Sym- bol	Pin Num.	Input Outp.	Function				
RSTIN	63	I	Reset Input with Schmitt-Trigger characteristics. A low-level at this pin while the oscillator is running resets the XC164KM. A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles. <i>Note: The reset duration must be sufficient to let the hardware configuration signals settle.</i> <u>External circuitry must guarantee low-level at the RSTIN pin at least until both power supply voltages have reached the operating range. Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When</u>				
NMI	64	1					
Port 9	43-48	IO	Port 9 is a 6-bit bidirectional I/O port. Each pin can be programmed for input (output driver in high-impedance state) or output (configurable as push/pull or open drain driver). The input threshold of Port 9 is selectable (standard or special). The following Port 9 pins also serve for alternate functions:				
P9.0	43	I/O I I	CC16IO: (CAPCOM2) CC16 Capture Inp./Compare Outp., CAN2_RxD: (CAN Node 2) Receive Data Input <sup>1)</sup> ,				
P9.1	44	I/O O	EX5IN: (Fast External Interrupt 5) Input (alternate pin A) CC17IO: (CAPCOM2) CC17 Capture Inp./Compare Outp., CAN2_TxD: (CAN Node 2) Transmit Data Output,				
P9.2	45	I/O I I	CAN2_TXD: (CAN Node 2) Transmit Data Output, CC18IO: (CAPCOM2) CC18 Capture Inp./Compare Outp., CAN1_RxD: (CAN Node 1) Receive Data Input <sup>1)</sup> , EX4IN: (Fast External Interrupt 4) Input (alternate pin A)				
P9.3	46	I/O O	EX4IN: (Fast External Interrupt 4) Input (alternate pin A) CC19IO: (CAPCOM2) CC19 Capture Inp./Compare Outp., CAN1_TxD: (CAN Node 1) Transmit Data Output,				
P9.4	47	I/O	CC20IO: (CAPCOM2) CC20 Capture Inp./Compare Outp.				
P9.5	48	I/O	CC21IO: (CAPCOM2) CC21 Capture Inp./Compare Outp. Note: At the end of an external reset P9.4 and P9.5 also may input startup configuration values.				



#### **General Device Information**

Table 2	Pin Definitions and Functions (cont'd)					
Sym-	Pin	Input	Function			
bol	Num.	Outp.				
Port 3	28-39,	10	Port 3 is a 13-bit bidirectional I/O port. Each pin can be			
	42		programmed for input (output driver in high-impedance state)			
			or output (configurable as push/pull or open drain driver). The			
			input threshold of Port 3 is selectable (standard or			
			special).The following Port 3 pins also serve for alternate			
56.4			functions:			
P3.1	28	0	T6OUT: [GPT2] Timer T6 Toggle Latch Output,			
		I/O	RxD1: [ASC1] Data Input (Async.) or Inp./Outp. (Sync.),			
			EX1IN: [Fast External Interrupt 1] Input (alternate pin A),			
P3.2	20		TCK: [Debug System] JTAG Clock Input			
FJ.Z	29		CAPIN: [GPT2] Register CAPREL Capture Input, TDI: [Debug System] JTAG Data In			
P3.3	30	0	T3OUT: [GPT1] Timer T3 Toggle Latch Output,			
F J.J	50	0	TDO: [Debug System] JTAG Data Out			
P3.4	31	I I	T3EUD: [GPT1] Timer T3 External Up/Down Control Input,			
10.4			TMS: [Debug System] JTAG Test Mode Selection			
P3.5	32	li –	T4IN: [GPT1] Timer T4 Count/Gate/Reload/Capture Inp.			
		0	TxD1: [ASC0] Clock/Data Output (Async./Sync.),			
		0	BRKOUT: [Debug System] Break Out			
P3.6	33	1	T3IN: [GPT1] Timer T3 Count/Gate Input			
P3.7	34	1	T2IN: [GPT1] Timer T2 Count/Gate/Reload/Capture Inp.			
		1	BRKIN: [Debug System] Break In			
P3.8	35	I/O	MRST0: [SSC0] Master-Receive/Slave-Transmit In/Out.			
P3.9	36	I/O	MTSR0: [SSC0] Master-Transmit/Slave-Receive Out/In.			
P3.10	37	0	TxD0: [ASC0] Clock/Data Output (Async./Sync.),			
			EX2IN: [Fast External Interrupt 2] Input (alternate pin B)			
P3.11	38	I/O	RxD0: [ASC0] Data Input (Async.) or Inp./Outp. (Sync.),			
	20		EX2IN: [Fast External Interrupt 2] Input (alternate pin A)			
P3.13	39	1/0	SCLK0: [SSC0] Master Clock Output / Slave Clock Input.,			
	40		EX3IN: [Fast External Interrupt 3] Input (alternate pin A)			
P3.15	42	0	CLKOUT: System Clock Output (= CPU Clock),			
		0	FOUT: Programmable Frequency Output			




#### **General Device Information**

Table 2	Pin Definitions and Functions (cont'd)					
Sym- bol	Pin Num.	Input Outp.	Function			
PORT1	1-6, 49-56	IO	PORT1 consists of one 8-bit and one 6-bit bidirectional I/O port P1L and P1H. Each pin can be programmed for input (output driver in high-impedance state) or output. The following PORT1 pins also serve for alt. functions:			
P1L.7 P1H.0	56 1	I/O I I/O	CC22IO: [CAPCOM2] CC22 Capture Inp./Compare Outp. EX0IN: [Fast External Interrupt 0] Input (default pin), CC23IO: [CAPCOM2] CC23 Capture Inp./Compare Outp.			
P1H.1	2	I I/O	EX1IN: [Fast External Interrupt 1] Input (default pin), MRST1: [SSC1] Master-Receive/Slave-Transmit In/Out.			
P1H.2	3	I I/O	EX2IN: [Fast External Interrupt 2] Input (default pin), MTSR1: [SSC1] Master-Transmit/Slave-Receive Out/Inp.			
P1H.3	3	  /O 	T7IN: [CAPCOM2] Timer T7 Count Input, SCLK1: [SSC1] Master Clock Output / Slave Clock Input, EX3IN: [Fast External Interrupt 3] Input (default pin),			
P1H.4	5	I/O I	CC24IO: [CAPCOM2] CC24 Capture Inp./Compare Outp., EX4IN: [Fast External Interrupt 4] Input (default pin)			
P1H.5	6	I/O I	CC25IO: [CAPCOM2] CC25 Capture Inp./Compare Outp., EX5IN: [Fast External Interrupt 5] Input (default pin)			
			Note: At the end of an external reset P1H.4 and P1H.5 also may input startup configuration values			
XTAL2 XTAL1	61 60	O I	XTAL2: Output of the oscillator amplifier circuit XTAL1: Input to the oscillator amplifier and input to the internal clock generator To clock the device from an external source, drive XTAL1,			
			while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.			
			Note: Input pin XTAL1 belongs to the core voltage domain. Therefore, input voltages must be within the range defined for $V_{\rm DDI}$ .			
V <sub>DDI</sub>	26, 58	_	Digital Core Supply Voltage (On-Chip Modules): +2.5 V during normal operation and idle mode. Please refer to the <b>Operating Condition Parameters</b>			



## 3.2 Central Processing Unit (CPU)

The main core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply and divide unit, a bit-mask generator, and a barrel shifter.



#### Figure 4 CPU Block Diagram

Based on these hardware provisions, most of the XC164KM's instructions can be executed in just one machine cycle which requires 25 ns at 40 MHz CPU clock. For



example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. Also multiplication and most MAC instructions execute in one single cycle. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: for example, a 32-/16-bit division is started within 4 cycles, while the remaining 15 cycles are executed in the background. Another pipeline optimization, the branch target prediction, allows eliminating the execution time of branch instructions if the prediction was correct.

The CPU has a register context consisting of up to three register banks with 16 word wide GPRs each at its disposal. One of these register banks is physically allocated within the on-chip DPRAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 32 Kwords is provided as a storage for temporary data. The system stack can be allocated to any location within the address space (preferably in the on-chip RAM area), and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient XC164KM instruction set which includes the following instruction classes:

- Standard Arithmetic Instructions
- DSP-Oriented Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



# Table 4XC164KM Interrupt Nodes (cont'd)

Source of Interrupt or PEC Service Request	Control Register	Vector Location <sup>1)</sup>	Trap Number
GPT2 CAPREL Register	GPT12E_CRIC	xx'009C <sub>H</sub>	27 <sub>H</sub> / 39 <sub>D</sub>
ASC0 Transmit	ASC0_TIC	xx'00A8 <sub>H</sub>	2A <sub>H</sub> / 42 <sub>D</sub>
ASC0 Transmit Buffer	ASC0_TBIC	xx'011C <sub>H</sub>	47 <sub>H</sub> / 71 <sub>D</sub>
ASC0 Receive	 ASC0_RIC	xx'00AC <sub>H</sub>	2B <sub>H</sub> / 43 <sub>D</sub>
ASC0 Error	 ASC0_EIC	xx'00B0 <sub>H</sub>	2C <sub>H</sub> / 44 <sub>D</sub>
ASC0 Autobaud	ASC0_ABIC	xx'017C <sub>H</sub>	5F <sub>H</sub> / 95 <sub>D</sub>
SSC0 Transmit	SSC0_TIC	xx'00B4 <sub>H</sub>	2D <sub>H</sub> / 45 <sub>D</sub>
SSC0 Receive	SSC0_RIC	xx'00B8 <sub>H</sub>	2E <sub>H</sub> / 46 <sub>D</sub>
SSC0 Error	SSC0_EIC	xx'00BC <sub>H</sub>	2F <sub>H</sub> / 47 <sub>D</sub>
PLL/OWD	PLLIC	xx'010C <sub>H</sub>	43 <sub>H</sub> / 67 <sub>D</sub>
ASC1 Transmit	ASC1_TIC	xx'0120 <sub>H</sub>	48 <sub>H</sub> / 72 <sub>D</sub>
ASC1 Transmit Buffer	ASC1_TBIC	xx'0178 <sub>H</sub>	5E <sub>H</sub> / 94 <sub>D</sub>
ASC1 Receive	ASC1_RIC	xx'0124 <sub>H</sub>	49 <sub>H</sub> / 73 <sub>D</sub>
ASC1 Error	ASC1_EIC	xx'0128 <sub>H</sub>	4A <sub>H</sub> / 74 <sub>D</sub>
ASC1 Autobaud	ASC1_ABIC	xx'0108 <sub>H</sub>	42 <sub>H</sub> / 66 <sub>D</sub>
End of PEC Subchannel	EOPIC	xx'0130 <sub>H</sub>	4C <sub>H</sub> / 76 <sub>D</sub>
SSC1 Transmit	SSC1_TIC	xx'0144 <sub>H</sub>	51 <sub>H</sub> / 81 <sub>D</sub>
SSC1 Receive	SSC1_RIC	xx'0148 <sub>H</sub>	52 <sub>H</sub> / 82 <sub>D</sub>
SSC1 Error	SSC1_EIC	xx'014C <sub>H</sub>	53 <sub>H</sub> / 83 <sub>D</sub>
CAN0	CAN_0IC	xx'0150 <sub>H</sub>	54 <sub>H</sub> / 84 <sub>D</sub>
CAN1	CAN_1IC	xx'0154 <sub>H</sub>	55 <sub>H</sub> / 85 <sub>D</sub>
CAN2	CAN_2IC	xx'0158 <sub>H</sub>	56 <sub>H</sub> / 86 <sub>D</sub>
CAN3	CAN_3IC	xx'015C <sub>H</sub>	57 <sub>H</sub> / 87 <sub>D</sub>
CAN4	CAN_4IC	xx'0164 <sub>H</sub>	59 <sub>H</sub> / 89 <sub>D</sub>
CAN5	CAN_5IC	xx'0168 <sub>H</sub>	5A <sub>H</sub> / 90 <sub>D</sub>
CAN6	CAN_6IC	xx'016C <sub>H</sub>	5B <sub>H</sub> / 91 <sub>D</sub>
CAN7	CAN_7IC	xx'0170 <sub>H</sub>	5C <sub>H</sub> / 92 <sub>D</sub>
RTC	RTC_IC	xx'0174 <sub>H</sub>	5D <sub>H</sub> / 93 <sub>D</sub>
Unassigned node	-	xx'0040 <sub>H</sub>	10 <sub>H</sub> / 16 <sub>D</sub>
Unassigned node	-	xx'0044 <sub>H</sub>	11 <sub>H</sub> / 17 <sub>D</sub>



#### Table 4XC164KM Interrupt Nodes (cont'd)

		Number
Unassigned node –	xx'0048 <sub>H</sub>	12 <sub>H</sub> / 18 <sub>D</sub>
Unassigned node –	xx'004C <sub>H</sub>	13 <sub>H</sub> / 19 <sub>D</sub>
Unassigned node –	xx'0050 <sub>H</sub>	14 <sub>H</sub> / 20 <sub>D</sub>
Unassigned node –	xx'0054 <sub>H</sub>	15 <sub>H</sub> / 21 <sub>D</sub>
Unassigned node –	xx'0058 <sub>H</sub>	16 <sub>H</sub> / 22 <sub>D</sub>
Unassigned node –	xx'005C <sub>H</sub>	17 <sub>H</sub> / 23 <sub>D</sub>
Unassigned node –	xx'0078 <sub>H</sub>	1E <sub>H</sub> / 30 <sub>D</sub>
Unassigned node –	xx'007C <sub>H</sub>	1F <sub>H</sub> / 31 <sub>D</sub>
Unassigned node –	xx'0080 <sub>H</sub>	20 <sub>H</sub> / 32 <sub>D</sub>
Unassigned node –	xx'0084 <sub>H</sub>	21 <sub>H</sub> / 33 <sub>D</sub>
Unassigned node –	xx'00A0 <sub>H</sub>	28 <sub>H</sub> / 40 <sub>D</sub>
Unassigned node –	xx'00A4 <sub>H</sub>	29 <sub>H</sub> / 41 <sub>D</sub>
Unassigned node –	xx'00FC <sub>H</sub>	3F <sub>H</sub> / 63 <sub>D</sub>
Unassigned node –	xx'0100 <sub>H</sub>	40 <sub>H</sub> / 64 <sub>D</sub>
Unassigned node –	xx'0104 <sub>H</sub>	41 <sub>H</sub> / 65 <sub>D</sub>
Unassigned node –	xx'012C <sub>H</sub>	4B <sub>H</sub> / 75 <sub>D</sub>
Unassigned node –	xx'0134 <sub>H</sub>	4D <sub>H</sub> / 77 <sub>D</sub>
Unassigned node –	xx'0138 <sub>H</sub>	4E <sub>H</sub> / 78 <sub>D</sub>
Unassigned node –	xx'013C <sub>H</sub>	4F <sub>H</sub> / 79 <sub>D</sub>
Unassigned node –	xx'0140 <sub>H</sub>	50 <sub>H</sub> / 80 <sub>D</sub>
Unassigned node –	xx'0160 <sub>H</sub>	58 <sub>H</sub> / 88 <sub>D</sub>

1) Register VECSEG defines the segment where the vector table is located to. Bitfield VECSC in register CPUCON1 defines the distance between two adjace

Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting, with a distance of 4 (two words) between two vectors.






Figure 5 CAPCOM2 Unit Block Diagram



The RTC module can be used for different purposes:

- System clock to determine the current time and date, optionally during idle mode, sleep mode, and power down mode
- Cyclic time based interrupt, to provide a system time tick independent of CPU frequency and other resources, e.g. to wake up regularly from idle mode
- 48-bit timer for long term measurements (maximum timespan is > 100 years)
- · Alarm interrupt for wake-up on a defined time

#### 3.8 Asynchronous/Synchronous Serial Interfaces (ASC0/ASC1)

The Asynchronous/Synchronous Serial Interfaces ASC0/ASC1 (USARTs) provide serial communication with other microcontrollers, processors, terminals or external peripheral components. They are upward compatible with the serial ports of the Infineon 8-bit microcontroller families and support full-duplex asynchronous communication and half-duplex synchronous communication. A dedicated baudrate generator with a fractional divider precisely generates all standard baud rates without oscillator tuning. For transmission, reception, error handling, and baud rate detection 5 separate interrupt vectors are provided.

In asynchronous mode, 8- or 9-bit data frames (with optional parity bit) are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data plus wake-up bit mode). IrDA data transmissions up to 115.2 kbit/s with fixed or programmable IrDA pulse width are supported.

In synchronous mode, bytes (8 bits) are transmitted or received synchronously to a shift clock which is generated by the ASC0/1. The LSB is always shifted first.

In both modes, transmission and reception of data is FIFO-buffered. An autobaud detection unit allows to detect asynchronous data frames with its baudrate and mode with automatic initialization of the baudrate generator and the mode control bits.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

#### Summary of Features

- Full-duplex asynchronous operating modes
  - 8- or 9-bit data frames, LSB first, one or two stop bits, parity generation/checking
  - Baudrate from 2.5 Mbit/s to 0.6 bit/s (@ 40 MHz)
  - Multiprocessor mode for automatic address/data byte detection
  - Support for IrDA data transmission/reception up to max. 115.2 kbit/s (@ 40 MHz)



- Auto baudrate detection
- Half-duplex 8-bit synchronous operating mode at 5 Mbit/s to 406.9 bit/s (@ 40 MHz)
- Buffered transmitter/receiver with FIFO support (8 entries per direction)
- Loop-back option available for testing purposes
- Interrupt generation on transmitter buffer empty condition, last bit transmitted condition, receive buffer full condition, error condition (frame, parity, overrun error), start and end of an autobaud detection

### 3.9 High Speed Synchronous Serial Channels (SSC0/SSC1)

The High Speed Synchronous Serial Channels SSC0/SSC1 support full-duplex and halfduplex synchronous communication. It may be configured so it interfaces with serially linked peripheral components, full SPI functionality is supported.

A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling three separate interrupt vectors are provided.

The SSC transmits or receives characters of 2 ... 16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB and allows the selection of shifting and latching clock edges as well as the clock polarity.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. Transmit error and receive error supervise the correct handling of the data buffer. Phase error and baudrate error detect incorrect serial data.

#### Summary of Features

- Master or Slave mode operation
- Full-duplex or Half-duplex transfers
- Baudrate generation from 20 Mbit/s to 305.18 bit/s (@ 40 MHz)
- Flexible data format
  - Programmable number of data bits: 2 to 16 bits
  - Programmable shift direction: LSB-first or MSB-first
  - Programmable clock polarity: idle low or idle high
  - Programmable clock/data phase: data shift with leading or trailing clock edge
- Loop back option available for testing purposes
- Interrupt generation on transmitter buffer empty condition, receive buffer full condition, error condition (receive, phase, baudrate, transmit error)
- Three pin interface with flexible SSC pin configuration



#### **Summary of Features**

- CAN functionality according to CAN specification V2.0 B active
- Data transfer rate up to 1 Mbit/s
- Flexible and powerful message transfer control and error handling capabilities
- Full-CAN functionality and Basic CAN functionality for each message object
- 32 flexible message objects
  - Assignment to one of the two CAN nodes
  - Configuration as transmit object or receive object
  - Concatenation to a 2-, 4-, 8-, 16-, or 32-message buffer with FIFO algorithm
  - Handling of frames with 11-bit or 29-bit identifiers
  - Individual programmable acceptance mask register for filtering for each object
  - Monitoring via a frame counter
  - Configuration for Remote Monitoring Mode
- Up to eight individually programmable interrupt nodes can be used
- CAN Analyzer Mode for bus monitoring is implemented

### 3.11 LXBus Controller (EBC)

The EBC only controls accesses to resources connected to the on-chip LXBus. The LXBus is an internal representation of the external bus and allows accessing integrated peripherals and modules in the same way as external components.

The TwinCAN module is connected and accessed via the LXBus.



#### 3.14 Parallel Ports

The XC164KM provides up to 47 I/O lines which are organized into three input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of some I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

The edge characteristics (shape) and driver characteristics (output current) of the port drivers can be selected via registers POCONx.

The input threshold of some ports is selectable (TTL or CMOS like), where the special CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

Port	Control	Alternate Functions
PORT1	Pad drivers	Capture inputs or compare outputs, Serial interface lines
Port 3	Pad drivers, Open drain, Input threshold	Timer control signals, serial interface lines, System clock output CLKOUT (or FOUT)
Port 5	-	Timer control signals
Port 9	Pad drivers, Open drain, Input threshold	Capture inputs or compare outputs CAN interface lines <sup>1)</sup>

Table 7Summary of the XC164KM's Parallel Ports

1) Can be assigned by software.



#### **Electrical Parameters**

Parameter	Symbol		Limit Values		Unit	Test Condition
			Min.	Max.		
XTAL1 input current	I <sub>IL</sub>	CC	-	±20	μA	$0 V < V_{IN} < V_{DDI}$
Pin capacitance <sup>12)</sup> (digital inputs/outputs)	C <sub>IO</sub>	CC	_	10	pF	-

#### Table 11 DC Characteristics (Operating Conditions apply)<sup>1)</sup> (cont'd)

1) Keeping signal levels within the limits specified in this table, ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current  $I_{OV}$ .

- 2) If XTAL1 is driven by a crystal, reaching an amplitude (peak to peak) of  $0.4 \times V_{DDI}$  is sufficient.
- 3) This parameter is tested for P3, P9.

4) The maximum deliverable output current of a port driver depends on the selected output driver mode, see Table 12, Current Limits for Port Output Drivers. The limit for pin groups must be respected.

- 5) As a rule, with decreasing output current the output levels approach the respective supply level ( $V_{OL} \rightarrow V_{SS}$ ,  $V_{OH} \rightarrow V_{DDP}$ ). However, only the levels for nominal output currents are guaranteed.
- 6) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 7) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor  $K_{OV}$ .
- The driver of P3.15 is designed for faster switching, because this pin can deliver the system clock (CLKOUT). The maximum leakage current for P3.15 is, therefore, increased to 1 μA.
- 9) During a hardware reset this specification is valid for configuration on P1H.4, P1H.5, P9.4 and P9.5. After a hardware reset this specification is valid for NMI.
- 10) The maximum current may be drawn while the respective signal line remains inactive.
- 11) The minimum current must be drawn to drive the respective signal line active.
- 12) Not subject to production test verified by design/characterization.

Port Output Driver Mode	Maximum Output Current $(I_{OLmax}, -I_{OHmax})^{1)}$	Nominal Output Current (I <sub>OLnom</sub> , -I <sub>OHnom</sub> )	
Strong driver	10 mA	2.5 mA	
Medium driver	4.0 mA	1.0 mA	
Weak driver	0.5 mA	0.1 mA	

#### Table 12 Current Limits for Port Output Drivers

 An output current above |I<sub>OXnom</sub>| may be drawn from up to three pins at the same time. For any group of 16 neighboring port output pins the total output current in each direction (ΣI<sub>OL</sub> and Σ-I<sub>OH</sub>) must remain below 50 mA.



#### **Electrical Parameters**

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.


The value of the accumulated PLL jitter depends on the number of consecutive VCO output cycles within the respective timeframe. The VCO output clock is divided by the output prescaler (K = PLLODIV+1) to generate the master clock signal  $f_{MC}$ . Therefore, the number of VCO cycles can be represented as K × N, where N is the number of consecutive  $f_{MC}$  cycles (TCM).

For a period of  $\mathbf{N} \times \text{TCM}$  the accumulated PLL jitter is defined by the deviation  $D_N$ :

 $D_N$  [ns] = ±(1.5 + 6.32 × N /  $f_{MC}$ );  $f_{MC}$  in [MHz], N = number of consecutive TCMs.

So, for a period of 3 TCMs @ 20 MHz and K = 12:  $D_3 = \pm(1.5 + 6.32 \times 3 / 20) = 2.448$  ns. This formula is applicable for K × N < 95. For longer periods the K × N = 95 value can be

used. This steady value can be approximated by:  $D_{Nmax}$  [ns] = ±(1.5 + 600 / (K ×  $f_{MC}$ )).



#### Figure 14 Approximated Accumulated PLL Jitter

Note: The bold lines indicate the minimum accumulated jitter which can be achieved by selecting the maximum possible output prescaler factor K.



#### **Electrical Parameters**

Different frequency bands can be selected for the VCO, so the operation of the PLL can be adjusted to a wide range of input and output frequencies:


Table 14	VCO Bands for PLL Operation <sup>1)</sup>
----------	---

PLLCON.PLLVB	VCO Frequency Range	Base Frequency Range
00	100 150 MHz	20 80 MHz
01	150 200 MHz	40 130 MHz
10	200 250 MHz	60 180 MHz
11	Reserved	

1) Not subject to production test - verified by design/characterization.



#### Package and Reliability



# Figure 17PG-TQFP-64-8 (Plastic Thin Quad Flat Package),<br/>valid for the -4F/8F derivatives

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products

Dimensions in mm.

Table 18	Package Parameters
----------	--------------------

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
PG-LQFP-64-4		•		•	
Thermal resistance junction to case	$R_{\Theta JC}$	_	8	K/W	-
Thermal resistance junction to leads	$R_{\Theta JL}$	-	23	K/W	-
PG-TQFP-64-8					
Thermal resistance junction to case	$R_{\Theta JC}$	-	9	K/W	-
Thermal resistance junction to leads	$R_{\Theta JL}$	-	19	K/W	-



#### Package and Reliability

#### 5.2 Flash Memory Parameters

The data retention time of the XC164KM's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

#### Table 19Flash Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Data retention time	t <sub>RET</sub>	15	-	years	10 <sup>3</sup> erase/program cycles
Flash Erase Endurance	$N_{ER}$	20 × 10 <sup>3</sup>	-	cycles	Data retention time 5 years

www.infineon.com

B158-H8888-G1-X-7600

Published by Infineon Technologies AG