



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	151
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 5.25V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	324-BBGA
Supplier Device Package	324-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5643af0mvz2r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	Introd	luction
	1.1	Document Overview
	1.2	Description
	1.3	Device comparison
	1.4	Feature details
		1.4.1 e200z4 core
		1.4.2 Crossbar Switch (XBAR)
		1.4.3 eDMA
		1.4.4 Interrupt controller
		1.4.5 Memory protection unit (MPU)
		1.4.6 FMPLL
		1.4.7 SIU
		1.4.8 Flash memory
		1.4.9 BAM
		1.4.10 eMIOS
		1.4.11 eTPU2
		1.4.12 Reaction module
		1.4.13 eQADC
		1.4.14 DSPI
		1.4.15 eSCI
		1.4.16 FlexCAN
		1.4.17 FlexRay
		1.4.18 System timers
		1.4.19 Software watchdog timer (SWT)
		1.4.20 Cyclic redundancy check (CRC) module 18
		1.4.21 Error correction status module (ECSM)18
		1.4.22 External bus interface (EBI)
		1.4.23 Calibration EBI
		1.4.24 Power management controller (PMC)
		1.4.25 Nexus port controller
		1.4.26 JTAG
		1.4.27 Development Trigger Semaphore (DTS)20
	1.5	MPC5644A series architecture
		1.5.1 Block diagram
		1.5.2 Block summary
2	Pinou	It and signal description
	2.1	176 LQFP pinout
	2.2	208 MAP BGA ballmap
	2.3	324 TEPBGA ballmap
	2.4	Signal summary
	2.5	Signal details
3	Elect	rical characteristics
	3.1	Parameter classification
	3.2	Maximum ratings
		-

	3.3	Thermal characteristics
		3.3.1 General notes for specifications at maximum
		junction temperature 69
	3.4	EMI (electromagnetic interference) characteristics 71
	3.5	Electrostatic discharge (ESD) characteristics 71
	3.6	Power management control (PMC) and power on reset
	(POR	R) electrical specifications
		3.6.1 Voltage regulator controller (VRC)
		electrical specifications
		3.6.2 Regulator Example
		3.6.3 Recommended power transistors
	3.7	Power up/down sequencing
	3.8	DC electrical specifications
	3.9	I/O pad current specifications 85
		3.9.1 I/O pad V _{RC33} current specifications
		3.9.2 LVDS pad specifications
	3.10	Oscillator and PLLMRFM electrical characteristics 88
	3.11	Temperature sensor electrical characteristics 90
	3.12	eQADC electrical characteristics
	3.13	Configuring SRAM wait states
	3.14	Platform flash controller electrical characteristics 93
	3.15	Flash memory electrical characteristics
	3.16	AC specifications
		3.16.1 Pad AC specifications
	3.17	AC timing
		3.17.1 Reset and configuration pin timing
		3.17.2 IEEE 1149.1 interface timing
		3.17.3 Nexus timing 102
		3.17.4 External Bus Interface (EBI) and calibration
		bus interface timing 106
		3.17.5 External interrupt timing (IRQ pin) 110
		3.17.6 eTPU timing 110
		3.17.7 eMIOS timing
		3.17.8 DSPI timing111
		3.17.9 eQADC SSI timing 118
		3.17.10FlexCAN system clock source 119
4		ages
	4.1	Package mechanical data 120
		4.1.1 176 LQFP 120
		4.1.2 208 MAPBGA 123
		4.1.3 324 TEPBGA 125
5		ring information
6	Docu	ment revision history 128



The eTPU2 includes these distinctive features:

- 32 channels; each channel associated with one input and one output signal
 - Enhanced input digital filters on the input pins for improved noise immunity
 - Identical, orthogonal channels: each channel can perform any time function. Each time function can be assigned to more than one channel at a given time, so each signal can have any functionality.
 - Each channel has an event mechanism which supports single and double action functionality in various combinations. It includes two 24-bit capture registers, two 24-bit match registers, 24-bit greater-equal and equal-only comparators.
 - Input and output signal states visible from the host
- 2 independent 24-bit time bases for channel synchronization:
 - First time base clocked by system clock with programmable prescale division from 2 to 512 (in steps of 2), or by output of second time base prescaler
 - Second time base counter can work as a continuous angle counter, enabling angle based applications to match angle instead of time
 - Both time bases can be exported to the eMIOS timer module
 - Both time bases visible from the host
- Event-triggered microengine:
 - Fixed-length instruction execution in two-system-clock microcycle
 - 14 KB of code memory (SCM)
 - 3 KB of parameter (data) RAM (SPRAM)
 - Parallel execution of data memory, ALU, channel control and flow control sub-instructions in selected combinations
 - 32-bit microengine registers and 24-bit wide ALU, with 1 microcycle addition and subtraction, absolute value, bitwise logical operations on 24-bit, 16-bit, or byte operands, single-bit manipulation, shift operations, sign extension and conditional execution
 - Additional 24-bit Multiply/MAC/Divide unit which supports all signed/unsigned Multiply/MAC combinations, and unsigned 24-bit divide. The MAC/Divide unit works in parallel with the regular microcode commands.
- Resource sharing features support channel use of common channel registers, memory and microengine time:
 - Hardware scheduler works as a "task management" unit, dispatching event service routines by predefined, host-configured priority
 - Automatic channel context switch when a "task switch" occurs, that is, one function thread ends and another begins to service a request from other channel: channel-specific registers, flags and parameter base address are automatically loaded for the next serviced channel
 - SPRAM shared between host CPU and eTPU2, supporting communication either between channels and host or inter-channel
 - Hardware implementation of four semaphores support coherent parameter sharing between both eTPU engines
 - Dual-parameter coherency hardware support allows atomic access to two parameters by host
 - Test and development support features:
 - Nexus Class 1 debug, supporting single-step execution, arbitrary microinstruction execution, hardware breakpoints and watchpoints on several conditions
 - Software breakpoints
 - SCM continuous signature-check built-in self test (MISC multiple input signature calculator), runs concurrently
 with eTPU2 normal operation



- 1 receive FIFO per channel
- Up to 255 entries for each FIFO
- ECC support

1.4.18 System timers

The system timers include two distinct types of system timer:

- Periodic interrupts/triggers using the Periodic Interrupt Timer (PIT)
- Operating system task monitors using the System Timer Module (STM)

1.4.18.1 Periodic interrupt timer (PIT)

The PIT provides five independent timer channels, capable of producing periodic interrupts and periodic triggers. The PIT has no external input or output pins and is intended to provide system 'tick' signals to the operating system, as well as periodic triggers for eQADC queues. Of the five channels in the PIT, four are clocked by the system clock and one is clocked by the crystal clock. This one channel is also referred to as Real-Time Interrupt (RTI) and is used to wake up the device from low power stop mode.

The following features are implemented in the PIT:

- 5 independent timer channels
- Each channel includes 32-bit wide down counter with automatic reload
- 4 channels clocked from system clock
- 1 channel clocked from crystal clock (wake-up timer)
- Wake-up timer remains active when System STOP mode is entered; used to restart system clock after predefined time-out period
- Each channel optionally able to generate an interrupt request or a trigger event (to trigger eQADC queues) when timer reaches zero

1.4.18.2 System timer module (STM)

The System Timer Module (STM) is designed to implement the software task monitor as defined by AUTOSAR¹. It consists of a single 32-bit counter, clocked by the system clock, and four independent timer comparators. These comparators produce a CPU interrupt when the timer exceeds the programmed value.

The following features are implemented in the STM:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

1.4.19 Software watchdog timer (SWT)

The Software Watchdog Timer (SWT) is a second watchdog module to complement the standard Power Architecture watchdog integrated in the CPU core. The SWT is a 32-bit modulus counter, clocked by the system clock or the crystal clock, that can provide a system reset or interrupt request when the correct software key is not written within the required time window.

The following features are implemented:

- 32-bit modulus counter
- Clocked by system clock or crystal clock

1.AUTOSAR: AUTomotive Open System ARchitecture (see http://www.autosar.org)



1.4.23 Calibration EBI

The Calibration EBI controls data transfer across the crossbar switch to/from memories or peripherals attached to the VertiCal connector in the calibration address space. The Calibration EBI is only available in the VertiCal Calibration System.

Features include:

- 1.8 V to 3.3 V \pm 10% I/O (1.6 V to 3.6 V)
- Memory controller supports various memory types
- 16-bit data bus, up to 22-bit address bus
- Pin muxing supports 32-bit muxed bus
- Selectable drive strength
- Configurable bus speed modes
- Bus monitor
- Configurable wait states

1.4.24 Power management controller (PMC)

The power management controller contains circuitry to generate the internal 3.3 V supply and to control the regulation of 1.2 V supply with an external NPN ballast transistor. It also contains low voltage inhibit (LVI) and power-on reset (POR) circuits for the 1.2 V supply, the 3.3 V supply, the 3.3 V/5 V supply of the closest I/O segment (VDDEH1) and the 5 V supply of the regulators (VDDREG).

1.4.25 Nexus port controller

The NPC (Nexus Port Controller) block provides real-time Nexus Class3+ development support capabilities for the MPC5644A Power Architecture-based MCU in compliance with the IEEE-ISTO 5001-2003 and 2010 standards. MDO port widths of 4 pins and 12 pins are available in all packages.

1.4.26 JTAG

The JTAGC (JTAG Controller) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001 standard. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE 1149.1-2001 standard and supports the following features:

- IEEE 1149.1-2001 Test Access Port (TAP) interface 4 pins (TDI, TMS, TCK, and TDO)
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD, HIGHZ, CLAMP
- A 5-bit instruction register that supports the additional following public instructions:
 - ACCESS_AUX_TAP_NPC
 - ACCESS_AUX_TAP_ONCE
 - ACCESS_AUX_TAP_eTPU
 - ACCESS_CENSOR
- 3 test data registers to support JTAG Boundary Scan mode
 - Bypass register
 - Boundary scan register
 - Device identification register
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry
- Censorship Inhibit Register



- 64-bit Censorship password register
- If the external tool writes a 64-bit password that matches the Serial Boot password stored in the internal flash shadow row, Censorship is disabled until the next system reset.

1.4.27 Development Trigger Semaphore (DTS)

MPC5644A devices include a system development feature, the Development Trigger Semaphore (DTS) module, that enables software to signal an external tool by driving a persistent (affected only by reset or an external tool) signal on an external device pin. There is a variety of ways this module can be used, including as a component of an external real-time data acquisition system

1.5 MPC5644A series architecture

1.5.1 Block diagram

Figure 1 shows a top-level block diagram of the MPC5644A series.

Table 3. MPC5644A signal properties (continued)

		Р	PCR		I/O	No. 16	Sta	Package pin #			
Name	Function ¹	A G ²	PA Field ³	PCR ⁴	1/О Туре	Voltage ⁵ / Pad Type ⁶	During Reset	After Reset	176	208	324
BOOTCFG[1] IRQ[3] ETRIG3 GPIO[212]	Boot Config. Input External Interrupt Request eQADC Trigger Input GPIO	P A1 A2 G	001 010 100 000	212	 /0	VDDEH6 Slow	— / Down	BOOTCFG[1] / Down	85	M15	U21
WKPCFG NMI DSPI_B_SOUT GPI0[213]	Weak Pull Config. Input Non-Maskable Interrupt DSPI D data output GPIO	P A1 A2 G	001 010 100 000	213	 /0	VDDEH6 Medium	— / Up	WKPCFG / Up	86	L15	AA20
				Ext	ernal B	us Interface					
CS[0] ADDR[8] GPIO[0]	External chip selects External address bus GPIO	P A1 G	01 10 00	0	0 I/O I/O	VDDE2 Fast	— / Up	— / Up	-	_	G1
CS[1] ADDR9 GPIO[1]	External chip selects External address bus GPIO	P A1 G	01 10 00	1	0 I/O I/O	VDDE2 Fast	— / Up	— / Up	-	-	H1
CS[2] ADDR10 WE[2]/BE[2] CAL_WE[2]/BE[2] GPI0[2]	External chip selects External address bus Write/byte enable Cal. bus write/byte enable GPIO	P A1 A2 A3 G	0001 0010 0100 1000 0000	2	0 I/O 0 I/O	VDDE2 Fast	— / Up	— / Up	_	_	H2
CS[3] ADDR11 WE[3]/BE[3] CAL_WE[3]/BE[3] GPIO[3]	External chip selects External address bus Write/byte enable Cal bus write/byte enable GPIO	P A1 A2 A3 G	0001 0010 0100 1000 0000	3	0 I/O 0 I/O	VDDE2 Fast	— / Up	— / Up	-	_	H4
ADDR12 GPIO[8]	External address bus GPIO	P G	01 00	8	I/O I/O	VDDE3 Fast	— / Up	— / Up	—	—	N2
ADDR13 WE[2] GPIO[9]	External address bus Write/byte enable GPIO		001 100 000	9	I/O O I/O	VDDE3 Fast	— / Up	— / Up	-	_	N1
ADDR14 WE[3] GPIO[10]	External address bus Write/byte enables GPIO		001 100 000	10	I/O O I/O	VDDE3 Fast	— / Up	— / Up	-	_	P1
ADDR15 GPIO[11]	External address bus GPIO	P G	01 00	11	I/O I/O	VDDE3 Fast	— / Up	— / Up	-	-	P2

MPC5644A Microcontroller Data Sheet, Rev. 7



Table 3. MPC5644A signal properties (continued)

		Р	PCR		₄ I/O Type	Voltage ⁵ /	Sta	Package pin #				
Name	Function ¹	A G ²	PA Field ³	PCR ⁴		Pad Type ⁶	During Reset	After Reset	176	208	324	
CAL_WE[1]/BE[1]	Calibration write/byte enable	Ρ	01	342	0	VDDE12 Fast		_/_	—	—	_	
CAL_OE	Calibration output enable	Ρ	01	342	0	VDDE12 Fast		_/_	—	-	-	
CAL_TS CAL_ALE	Calibration transfer start Address Latch Enable	P A	01 10	343	0 0	VDDE12 Fast		_/_	—	—	_	
CAL_MDO[4]	Calibration Nexus Message Data Out	Ρ	01	_	0	VDDE12 Fast	_	CAL_MDO[4] /	—	—	_	
CAL_MDO[5]	Calibration Nexus Message Data Out	Ρ	01	_	0	VDDE12 Fast	_	CAL_MDO[5] / —	—	—	_	
CAL_MDO[6]	Calibration Nexus Message Data Out	Ρ	01	—	0	VDDE12 Fast	_	CAL_MDO[6] / —	—	—	_	
CAL_MDO[7]	Calibration Nexus Message Data Out	Ρ	01	_	0	VDDE12 Fast	_	CAL_MDO[7] / —	—	—	_	
CAL_MDO[8]	Calibration Nexus Message Data Out	Ρ	01	_	0	VDDE12 Fast	_	CAL_MDO[8] / —	·		_	
CAL_MDO[9]	Calibration Nexus Message Data Out	Ρ	01	_	0	VDDE12 Fast	_	CAL_MDO[9] / —	—	—	_	
CAL_MDO[10]	Calibration Nexus Message Data Out	Ρ	01	_	0	VDDE12 Fast	_	CAL_MDO[10] / 	—	—	_	
CAL_MDO[11]	Calibration Nexus Message Data Out	Ρ	01	_	0	VDDE12 Fast	_	CAL_MDO[11] / 	—	—	_	
		•			NE	xus			•			
EVTI	Nexus event in	Ρ	01	231	I	VDDEH7 MultiV ^{12,14}	— / Up	EVTI / Up	116	E15	H20	
EVTO	Nexus event out	Ρ	01	227	0	VDDEH7 MultiV ^{12,14,15}	—	EVTO / —	120	D15	G20	
МСКО	Nexus message clock out	Р	—	219 ¹¹	0	VRC33 Fast	_	МСКО / —	14	F15 F1		
MDO0 ¹⁶	Nexus message data out	Ρ	01	220	0	VRC33 Fast	-	MDO[0] / —	17	A14	F3	
MDO1 ¹⁶	Nexus message data out	Ρ	01	221	0	VRC33 Fast	—	MDO[1] / —	18	B14	G2	



	Function ¹		PCR		I/O	Voltage ⁵ /	Sta	Package pin #			
Name			PA Field ³	PCR ⁴	Туре	Pad Type ⁶	During Reset	After Reset	176	208	324
ТСК	JTAG test clock input	Р	01	—	I	VDDEH7 MultiV ¹²	TCK / Down	TCK / Down	128	C16	D21
TDI	JTAG test data input	Р	01	232	I	VDDEH7 MultiV ¹²	TDI / Up	TDI / Up	130	E14	D22
TDO	JTAG test data output	Р	01	228	0	VDDEH7 MultiV ¹²	TDO / Up	TDO / Up	123	F14	E21
TMS	JTAG test mode select input	Р	01	_	I	VDDEH7 MultiV ¹²	TMS / Up	TMS / Up	131	D14	E20
JCOMP	JTAG TAP controller enable	Р	01	_	I	VDDEH7 MultiV ¹²	JCOMP / Down	JCOMP / Down	121	F16	F20
	·	•			Flex	CAN			•		
CAN_A_TX SCI_A_TX GPIO[83]	FlexCAN A TX eSCI A TX GPIO	P A1 G	01 10 00	83	0 0 I/0	VDDEH6 Slow	— / Up	— / Up	81	P12	AB19
CAN_A_RX SCI_A_RX GPIO[84]	FlexCAN A RX eSCI A RX GPIO	P A1 G	01 10 00	84	 /O	VDDEH6 Slow	— / Up	— / Up	82	R12	Y19
CAN_B_TX DSPI_C_PCS[3] SCI_C_TX GPIO[85]	FlexCAN B TX DSPI C peripheral chip select eSCI C TX GPIO	P A1 A2 G	001 010 100 000	85	0 0 0 I/0	VDDEH6 Slow	— / Up	— / Up	88	T12	Y22
CAN_B_RX DSPI_C_PCS[4] SCI_C_RX GPIO[86]	FlexCAN B RX DSPI C peripheral chip select eSCI C RX GPIO	P A1 A2 G	001 010 100 000	86	 0 /0	VDDEH6 Slow	— / Up	— / Up	89	R13	W21
CAN_C_TX DSPI_D_PCS[3] GPIO[87]	FlexCAN C TX DSPI D peripheral chip select GPIO	P A1 G	01 10 00	87	0 0 I/0	VDDEH6 Medium	— / Up	— / Up	101	K13	P19
CAN_C_RX DSPI_D_PCS[4] GPIO[88]	FlexCAN C RX DSPI D peripheral chip select GPIO	P A1 G	01 10 00	88	 0 /0	VDDEH6 Slow	— / Up	— / Up	98	L14	V20



- $^{6}\,$ All functional non-supply I/O pins are clamped to V_{SS} and V_{DDE}, or V_{DDEH}.
- ⁷ AC signal overshoot and undershoot of up to 2.0 V of the input voltages is permitted for an accumulative duration of 60 hours over the complete lifetime of the device (injection current not limited for this duration).
- ⁸ Internal structures hold the voltage greater than –1.0 V if the injection current limit of 2 mA is met.
- ⁹ Internal structures hold the input voltage less than the maximum voltage on all pads powered by V_{DDEH} supplies, if the maximum injection current specification is met (2 mA for all pins) and V_{DDEH} is within the operating voltage specifications.
- ¹⁰ Internal structures hold the input voltage less than the maximum voltage on all pads powered by V_{DDE} supplies, if the maximum injection current specification is met (2 mA for all pins) and V_{DDE} is within the operating voltage specifications.
- ¹¹ Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- ¹² Total injection current for all analog input pins must not exceed 15 mA.
- ¹³ Solder profile per IPC/JEDEC J-STD-020D.
- ¹⁴ Moisture sensitivity per JEDEC test method A112.

3.3 Thermal characteristics

Symbo	ol	С	Parameter	Conditions	Value	Unit
$R_{ hetaJA}$	CC	D	Junction-to-Ambient, Natural Convection ²	Single layer board - 1s	38	°C/W
R _{0JA}	CC	D	Junction-to-Ambient, Natural Convection ²	Four layer board - 2s2p	31	°C/W
R _{0JMA}	CC	D	Junction-to-Moving-Air, Ambient ²	200 ft./min., single layer board - 1s	30	°C/W
R _{θJMA}	CC	D	Junction-to-Moving-Air, Ambient ²	at 200 ft./min., four layer board - 2s2p	25	°C/W
$R_{\theta JB}$	CC	D	Junction-to-Board ³		20	°C/W
R _{0JCtop}	CC	D	Junction-to-Case ⁴		5	°C/W
Ψ_{JT}	CC	D	Junction-to-Package Top, Natural Convection ⁵		2	°C/W

Table 9. Thermal characteristics for 176-pin QFP¹

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization.

- ⁴ Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- ⁵ Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

² Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

³ Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.



Symbol			Demonster	O a maliti a ma		Value		Unit
-		С	Parameter	Conditions	min	typ	max	Unit
V _{OL_S}	СС	Ρ	Slow/medium pad I/O output low voltage ⁹		—	_	0.2*V _{DDEH}	V
V _{OL_F}	CC	Ρ	Fast I/O output low voltage ⁹		—	—	0.2*V _{DDE}	V
V _{OL_LS}	CC	Ρ	Multi-voltage pad I/O output low voltage in low-swing mode ^{5,6,7,8,9}		_	_	0.6	V
V _{OL_HS}	CC	Р	Multi-voltage pad I/O output low voltage in high-swing mode ⁹		—	_	0.2*V _{DDEH}	V
V_{OH_S}	CC	Ρ	Slow/medium pad I/O output high voltage ⁹		0.8 V _{DDEH}	—	_	V
V _{OH_F}	CC	Ρ	Fast pad I/O output high voltage ⁹		0.8 V _{DDE}	_	_	V
V _{OH_LS}	СС	Р	Multi-voltage pad I/O output high voltage in low-swing mode ^{5,6,7,8}	I _{OH_LS} = 0.5 mA	DH_LS = 2.1 .5 mA		3.7	V
V _{OH_HS}	СС	Р	Multi-voltage pad I/O output high voltage in high-swing mode ⁹		0.8 V _{DDEH}	_	_	V
V _{HYS_S}	CC	С	Slow/medium/multi-vo Itage I/O input hysteresis	_	0.1 * V _{DDEH}	_	_	V
V _{HYS_F}	СС	С	Fast I/O input hysteresis	_	0.1 * V _{DDE}	_	_	V
V _{HYS_LS}	CC	С	Low-Swing-Mode Multi-Voltage I/O Input Hysteresis	hysteresis enabled	0.25	_	_	v
I _{DD} +I _{DDPLL}	CC	Р	Operating current 1.2 V supplies	V _{DD} at 1.32 Vat 80 MHz	_		380	mA
		Ρ		V _{DD} at 1.32V at 120 MHz	—		400	mA
		Ρ		V _{DD} at 1.32V at 150 MHz	-		400	mA



11	Delay, Z to Normal (High/Low)	T _{DZ}	СС	D			500		ns			
12	Diff Skew Itphla-tplhbl or Itplhb-tphlal	T _{SKEW}	СС	D	_			0.5	ns			
	Termination											
13	Trans. Line (differential Zo)		СС	D	_	95	100	105	Ω			
14	Temperature		СС	D		-40		150	°C			

Table 25. DSPI LVDS pad specification (continued)

3.10 Oscillator and PLLMRFM electrical characteristics

Symbol	Symbol		Pa	rameter Conditions		Value		Unit
Cymbol		С	Parameter		conditions	min	max	onic
f _{ref_crystal} f _{ref_ext}	СС	D	PLL reference fr	equency range ¹	Crystal reference	4	40	MHz
		С			External reference	4	80	
f _{pll_in}	СС	Ρ	Phase detector i (after pre-divider	nput frequency range)	—	4	16	MHz
f _{vco}	СС	Ρ	VCO frequency range		—	256	512	MHz
f _{sys}	СС	С	On-chip PLL free	quency ²	—	16	150	MHz
f _{sys}	СС	Т	System frequency in bypass mode ²		Crystal reference	4	40	MHz
		Ρ				0	80	
t _{CYC}	СС	D	System clock pe	riod	_		1 / f _{sys}	ns
f _{LORL}	СС	D	Loss of reference	e frequency window ³	Lower limit	1.6	3.7	MHz
f _{LORH}		D			Upper limit	24	56	
f _{SCM}	СС	Ρ	Self-clocked mode frequency ^{4,5}		_	1.2	72.25	MHz
C _{JITTER}	СС	Т	CLKOUT Peak-to-peak (clock period edge to clock edge)		f _{SYS} maximum	-5	5	% f _{CLKOUT}
		Т	jitter ^{6,7,8,9}	Long-term jitter (avg. over 2 ms interval)		-6	6	ns
t _{cst}	СС	Т	Crystal start-up time ^{10, 11}		_	_	10	ms

Table 26. PLLMRFM electrical specifications (V_{DDPLL} = 1.08 V to 3.6 V, V_{SS} = V_{SSPLL} = 0 V, T_A = T_L to T_H)



Symbol		с	Parameter	Conditions	Va	lue	Unit
			Falameter	conditions	min	max	
V _{IHEXT}	СС	Т	EXTAL input high voltage	Crystal Mode ¹²	Vxtal + 0.4	_	V
		Т		External Reference ^{12, 13}	V _{RC33} /2 + 0.4	V _{RC33}	
V _{ILEXT}	СС	Т	EXTAL input low voltage	Crystal Mode ¹²	—	Vxtal - 0.4	V
		Т		External Reference ^{12, 13}	0	V _{RC33} /2 - 0.4	
_	СС	Т	XTAL load capacitance ¹⁰	4 MHz	5	30	pF
				8 MHz	5	26	
				12 MHz	5	23	
				16 MHz	5	19	
				20 MHz	5	16	
				40 MHz	5	8	
t _{lpll}	СС	Ρ	PLL lock time ^{10, 14}	_		200	μS
t _{dc}	CC	Т	Duty cycle of reference	_	40	60	%
f _{LCK}	СС	Т	Frequency LOCK range	_	-6	6	% f _{sys}
f _{UL}	СС	Т	Frequency un-LOCK range	_	-18	18	% f _{sys}
f _{CS}	СС	D	Modulation Depth	Center spread	±0.25	±4.0	% f _{sys}
f _{DS}		D		Down Spread	-0.5	-8.0	
f _{MOD}	CC	D	Modulation frequency ¹⁵	_	—	100	kHz

Table 26. PLLMRFM electrical specifications

 $(V_{DDPLL} = 1.08 V \text{ to } 3.6 V, V_{SS} = V_{SSPLL} = 0 V, T_A = T_L \text{ to } T_H)$ (continued)

¹ Considering operation with PLL not bypassed.

² All internal registers retain data at 0 Hz.

³ "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.

⁴ Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.

 5 f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.

⁶ This value is determined by the crystal manufacturer and board design.

⁷ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.



Symbol		C	C Parameter		Value		
Symbol			min	max	– Unit		
OFFNC	CC	С	Offset error without calibration	0	160	Counts	
OFFWC	CC	С	Offset error with calibration	-4	4	Counts	
GAINNC	CC	С	Full scale gain error without calibration	-160	0	Counts	
GAINWC	CC	С	Full scale gain error with calibration	-4	4	Counts	
I _{INJ}	CC	Т	Disruptive input injection current ^{1, 2, 3, 4}	-3	3	mA	
E _{INJ}	CC	Т	Incremental error due to injection current ^{5,6}	-4	4	Counts	
TUE8	CC	С	Total unadjusted error (TUE) at 8 MHz	-4	4 ⁶	Counts	
TUE16	CC	С	Total unadjusted error at 16 MHz	-8	8	Counts	

Table 29. eQADC single ended conversion specifications (operating)

¹ Below disruptive current conditions, the channel being stressed has conversion values of 0x3FF for analog inputs greater then V_{RH} and 0x0 for values less then V_{RL}. Other channels are not affected by non-disruptive conditions.

² Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.

³ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using $V_{POSCLAMP} = V_{DDA} + 0.5 V$ and $V_{NEGCLAMP} = -0.3 V$, then use the larger of the calculated values.

- ⁴ Condition applies to two adjacent pins at injection limits.
- ⁵ Performance expected with production silicon.
- ⁶ All channels have same 10 kΩ < Rs < 100 kΩ; Channel under test has Rs=10 kΩ; $I_{INJ}=I_{INJMAX}$, I_{INJMIN}

Symbol		C Parameter		or	Value		Unit
		0	Farallieler		min	max	
GAINVGA1 ¹	CC	-	Variable gain amplifi	er accuracy ((gain=1) ²		
	CC	С	INL	8 MHz ADC	-4	4	Counts 3
	CC	С		16 MHz ADC	-8	8	Counts
	CC	С	DNL	8 MHz ADC	-3 ⁴	34	Counts
	CC	С		16 MHz ADC	-3 ⁴	34	Counts

Table 30. eQADC differential ended conversion specifications (operating)



- ² This parameter is supplied for reference and is not guaranteed by design and not tested.
- ³ Delay and rise/fall are measured to 20% or 80% of the respective signal.
- ⁴ This parameter is guaranteed by characterization before qualification rather than 100% tested.
- ⁵ In high swing mode, high/low swing pad Vol and Voh values are the same as those of the slew controlled output pads
- ⁶ Medium Slew-Rate Controlled Output buffer. Contains an input buffer and weak pullup/pulldown.
- ⁷ Output delay is shown in Figure 9. Add a maximum of one system clock to the output delay for delay with respect to system clock.
- ⁸ Can be used on the tester.
- ⁹ This drive select value is not supported. If selected, it will be approximately equal to 11.
- ¹⁰ Slow Slew-Rate Controlled Output buffer. Contains an input buffer and weak pullup/pulldown.
- ¹¹ Selectable high/low swing IO pad with selectable slew in high swing mode only.
- ¹² Stand alone input buffer. Also has weak pull-up/pull-down.



Figure 9. Pad output delay



The tool/debugger must provide at least one TCK clock for the EVTI signal to be recognized by the MCU. When using the RDY signal to indicate the end of a Nexus read/write access, ensure that TCK continues to run for at least 1 TCK after leaving the Update-DR state. This can be just a TCK with TMS low while in the Run-Test/Idle state or by continuing with the next Nexus/JTAG command. Expect the affect of EVTI and RDY to be delayed by edges of TCK. Note: RDY is not available in all packages of all devices.



Figure 11. JTAG test clock input timing



#	Symb	Symbol C		Characteristic	Min. Value	Max. Value	Unit
11	t _{NTDIS}	CC	D	TDI Data Setup Time	5	—	ns
12	t _{NTDIH}	CC	D	TDI Data Hold Time	25	—	ns
13	t _{NTMSS}	CC	D	TMS Data Setup Time	5	—	ns
14	t _{NTMSH}	CC	D	TMS Data Hold Time	25	_	ns
15	_	CC	D	TDO propagation delay from falling edge of TCK	_	19.5	ns
16	—	CC	D	TDO hold time with respect to TCK falling edge (minimum TDO propagation delay)	5.25	_	ns

Table 39. Nexus debug port timing¹ (continued)

¹ All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V_{DD} = 1.14 V to 1.32 V, V_{DDEH} = 4.5 V to 5.5 V with multi-voltage pads programmed to Low-Swing mode, T_A = T_L to T_H , and C_L = 30 pF with DSC = 0b10.

² Achieving the absolute minimum MCKO cycle time may require setting the MCKO divider to more than its minimum setting (NPC_PCR[MCKO_DIV] depending on the actual system frequency being used.

³ This is a functionally allowable feature. However, this may be limited by the maximum frequency specified by the Absolute minimum MCKO period specification.

⁴ This may require setting the MCO divider to more than its minimum setting (NPC_PCR[MCKO_DIV]) depending on the actual system frequency being used.

- ⁵ MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.
- ⁶ Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.
- ⁷ This is a functionally allowable feature. However, this may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
- ⁸ This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.



Figure 15. Nexus output timing



			l	Max. Operating		
Package	Nexus Width	Nexus Routing	MDO[0:3]	MDO[4:11]	CAL_MDO[4:1 1]	Frequency
176 LQFP 208 BGA	Reduced port mode ¹	Route to MDO ²	Nexus Data Out [0:3]	GPIO	GPIO	40 MHz ³
324 BGA	Full port mode ⁴	Route to MDO ²	Nexus Data Out [0:3]	Nexus Data Out [4:11]	GPIO	40 MHz ^{5,6}
496 CSP	Reduced port mode ¹	Route to MDO ²	Nexus Data Out [0:3]	GPIO	GPIO	40 MHz ³
	Full port mode ⁴	Route to MDO ²	Nexus Data Out [0:3]	Nexus Data Out [4:11]	GPIO	40 MHz ^{5,6}
		Route to CAL_MDO ⁷	Cal Nexus Data Out [0:3]	GPIO	Cal Nexus Data Out [4:11]	40 MHz ³

Table 40. Nexus debug port operating frequency

¹ NPC_PCR[FPM] = 0

² NPC_PCR[NEXCFG] = 0

³ The Nexus AUX port runs up to 40 MHz. Set NPC_PCR[MCKO_DIV] to divide-by-two if the system frequency is greater than 40 MHz.

⁴ NPC_PCR[FPM] = 1

⁵ Set the NPC_PCR[MCKO_DIV] to divide by two if the system frequency is between 40 MHz and 80 MHz inclusive. Set the NPC_PCR[MCKO_DIV] to divide by four if the system frequency is greater than 80 MHz.

⁶ Pad restrictions limit the Maximum Operation Frequency in these configurations

⁷ NPC_PCR[NEXCFG] = 1



- ⁴ The actual minimum SCK cycle time is limited by pad performance.
- ⁵ For DSPI channels using LVDS output operation, up to 40 MHz SCK cycle time is supported. For non-LVDS output, maximum SCK frequency is 20 MHz. Appropriate clock division must be applied.
- ⁶ The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].
- ⁷ Timing met when pcssck = 3(01), and cssck =2(0000).
- ⁸ The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].
- ⁹ Timing met when ASC = 2 (0000), and PASC = 3 (01).
- ¹⁰ Timing met when pcssck = 3.
- ¹¹ Timing met when ASC = 3.
- ¹² This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b10.



Figure 23. DSPI classic SPI timing — master, CPHA = 0



Revision	Date	Substantive changes
Rev. 3	04/2010	Changes to Signal Properties table (changes apply to Revision 2 and later devices: EBI changes: • WE_BE[2] (A2) and CAL_WE_BE[2] (A3) signals added to CS[2] (PCR 2) • WE_BE[3] (A2) and CAL_WE_BE[3] (A3) signals added to CS[3] (PCR 3)
		Calibration bus changes: • CAL_WE[2]/BE[2] (A2) signal added to CAL_CS[2] (PCR 338) • CAL_WE[3]/BE[3] (A2) signal added to CAL_CS[3] (PCR 339) • CAL_ALE (A1) added to CAL_ADDR[15] (PCR 340)
		 eQADC changes: AN[8] and AN[38] pins swapped. AN[8] Is now on pins 9 (176-pin), B3 (208-ball) and E1 (324-ball). AN[8] was on D3 (324-ball) on previous devices. AN[38] Is now on D3 (324-ball). AN[38] was on pins 9 (176-pin), B3 (208-ball) and E1 (324-ball) on previous devices. ANZ function added to AN11 pin
		Reaction channels added to eTPU2: • RCH0_A (A3) added to ETPU_A[14] (PCR 128) • RCH0_B (A2) added to ETPU_A[20] (PCR 134) • RCH0_C (A2) added to ETPU_A[21] (PCR 135) • RCH1_A (A2) added to ETPU_A[15] (PCR 129) • RCH1_B (A2) added to ETPU_A[9] (PCR 123) • RCH1_C (A2) added to ETPU_A[9] (PCR 124) • RCH2_A (A2) added to ETPU_A[16] (PCR 130) • RCH3_A (A2) added to ETPU_A[16] (PCR 131) • RCH4_A (A2) added to ETPU_A[18] (PCR 132)) • RCH4_B (A2) added to ETPU_A[11] (PCR 132)) • RCH4_B (A2) added to ETPU_A[12] (PCR 125) • RCH4_C (A2) added to ETPU_A[12] (PCR 133) • RCH5_A (A2) added to ETPU_A[28] (PCR 142) • RCH5_C (A2) added to ETPU_A[29] (PCR 143)
		Reaction channels added to eMIOS: • RCH2_B (A2) added to EMIOS[2] (PCR 181) • RCH2_C (A2) added to EMIOS[4] (PCR 183) • RCH3_B (A2) added to EMIOS[10] (PCR 189) • RCH3_C (A2) added to EMIOS[11] (PCR 190)
		 Pad changes: ETPUA16 (PCR 130) has Medium (was Slow) pad ETPUA17 (PCR 131) has Medium (was Slow) pad ETPUA18 (PCR 132) has Medium (was Slow) pad ETPUA19 (PCR 133) has Medium (was Slow) pad ETPUA25 (PCR 139) has Slow+LVDS (was Medium+LVDS) pads
		 Signal Details table updated: Added eTPU2 reaction channels Changed IRQ[0:15] to two ranges, excluding IRQ6, which does not exist on this device Changed TCR_A to TCRCLKA (TCR_A is the pin name, not the signal name) Changed WE_BE[0:1] to WE_BE[0:3] (2 new signals added to Rev. 2). Also changed notation from "WE_BE[n]" to "WE[n]/BE[n]" to be consistent.



Revision	Date	Substantive changes
Rev. 7 (cont.)	01/12	 Added Table 17MPC5644A External network specification. Updated Figure 8. Changed External Network Parameter Ce min value to "3*2.35 μ F+5 μ F" from "2*2.35 μ F+5 μ F" in Table 17MPC5644A External network specification. Changed Trans. Line (differential Zo) unit to Ω from W in Table 25DSPI LVDS pad specification.

Table 53. Revision history (continued)